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1 Introduction
1.1 Motivation
Mobile Society Mobile services evolved rapidly since the early nineties. GSM
as the first (2G) mobile standard was the pathfinder and the begin of an endless
story of success. Even to this day, GSM is the most widespread standard and
continues to provide worldwide basic wireless connectivity. Designed for speech
transmission, it initially offered limited data rate of 53.6 kBit/s in the GPRS
and up to 220 kBit/s in the later EDGE standard.
UMTS followed the GSM standard in 2000 extending the maximum data rate to
14MByte/s for the HSDPA enhancements. Key enabler for this development has
been the rapidly decreasing feature size of CMOS processes. The technological
advancements allowed for higher integration and lower production cost.
Driver for the rapid development of mobile communication have been the
consumers, who are constantly asking for more wireless data services. In June
2012 Ericsson [Eri12] published the development of voice and data traffic from
2007 to 2012. Voice data still has an increasing trend, but -even if the seasonal
variations are taken into account- the growth rate is less than linear. The mobile
data traffic in the same period grew strongly at an exponential rate. Ericcson
analysts foresee an increasing proportion of data above voice traffic.
Voice data in future amounts to a small percentage of the overall traffic, only.
The most important driver for high mobile data rate was the laptop based
nomadic computing, but the smartphone is on the path to outrank all other
devices [Cis12]. In addition, other new data sources are emerging such as smart
metering, inventory management, fleet management and healthcare services
causing machine to machine communication (M2M). According to [Cis12] M2M
will generate a significant contingent of the overall traffic.
Whitespace The Federal Communications Commission (FCC) analysed the
spectrum utilisation for the USA in 2009 [FCC10]. The spectrum utilisation
chart for the mobile communication bands predicts a lack of available bandwidth
beginning 2012 with an increasing trend. As depicted in Figure 1.1 the FCC
questions the capacity of the networks and recommends to make new bandwidth
available for mobile communication.
The mobile data capacity crunch [Gol12] [Amd12] is a direct threat for mobile
service reliability. Solutions [Amd12] vary from acquisition of additional spectrum
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Figure 1.1: FCC spectrum utilisation prediction [FCC10].
[FCC10], installation of small range wireless networks called femto cells [Gol12]
in urban areas up to data compression. The utilisation of the spectrum in terms
of bandwidth as well as channel capacity will play an important role. LTE roll
out is a key component of high capacity networks [Amd12], since the spectral
efficiency allows higher data rates, shifting channel capacity further towards the
Shannon capacity limit [Sha48].
Of particular interest for mobile communication companies is the Ultra High
Frequency (UHF) band ranging from 470 MHz to 862 MHz in Germany. His-
torically used for analogue video broadcasting, the occupied bandwidth per
television channel decreased radically by the introduction of digital video broad-
casting DVB-T. As a consequence, digital coded transmission led to a release of
bandwidth called Digital Dividend (DD). Part of this bandwidth was auctioned
for Germany in May 2010 forming the new LTE band 20. At the World Radio
Congress (WRC) 2012 first steps on the release of a second digital dividend have
been decided [Wrc].
Several, that is four to six, television channels have been combined in a single
channel. Due to the finite number of television channels, the channel allocation is
sparse. The channel allocation is location dependent in order to avoid interference
of signals from neighbouring television towers. Officially unused spectrum is
referred to as whitespace.
Coexistence Unused spectrum is, from economical point of view, inactive capi-
tal. With the capacity and hence bandwidth gap in mind, mobile communication
longs for the available spectrum. The use of additional bandwidth promises
profit improvements.
2
1.1 Motivation
Until a second digital dividend is available by official means, the use of
whitespace is an important driver for cognitive radio (CR) technology. Up to
date a single receiver is used for each communication frequency band. The
ultimate single receiver capable of handling multiple communication standards
and all available bands is the ultimate goal. Unfortunately it will take a lot of
efforts and hence time to achieve it.
The various communication standards including DVB-T use different modula-
tion schemes and signal bandwidth and have unique requirements on transceiver
architecture.
Since several communication standards are currently operated in parallel, a
user equipment (UE) has to handle an innumerable amount of different mod-
ulated blockers. The acceptance of communication equipment depends on the
convenience in usage and the supported services.
For whitespace devices this not only implies the support of the latest commu-
nication standards, but also the backward compatibility to the well-established
and wide-spread less sophisticated standards. In the UHF frequency range a UE
has to cope with strong blocking conditions of nearby transmitters. Although
the frequency plan is fixed, the position of the blocking channels depends on
location.
In future, the UE has to adapt to the frequency plan and, in addition, has to
be aware of CR services and blockers. Since mobile communication is performed
by many different services and users, a major task for CR devices will be the
identification of available whitespace.
Receiver implications Currently, the most popular receiver architecture used
for integration is the homodyne receiver concept. Due to the straight forward
direct frequency conversion, the receiver topology offers an excellent tradeoff
between circuit implementation complexity and system level requirements.
Compared to the heterodyne receiver concepts with its repeated consecutive
implementation of external filter and internal gain as well as mixer stages, the
homodyne receiver relies on the external prefilter and on-chip baseband filter
only. External frontend filters are realised in SAW technology with a fixed centre
frequency as well as filter bandwidth. Reconfigurable filters as well as filterless
frontends are still a topic of research.
The external SAW filters achieve high out-of-band suppression, decreasing the
blocker levels. System linearity depends on the blocker level to the power of three.
Since current consumption is proportional to the linearity, blocker level reduction
is crucial for the implementation of battery-powered mobile communication
systems.
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1.2 Goal of this work
Goal of this thesis is the successful implementation of a frequency agile receiver
frontend, supporting the upcoming bandwidth adaptable communication stan-
dards based on OFDM as used in LTE. Backward compatibility to UMTS is
a fundamental requirement to the offered solution. It is supposed to operate
in the frequency range below 1 GHz covering many 3GPP bands including the
recently available DD bands.
The receiver has to cope with high power out-of-band blockers like DVB-T
signals in order to smoothly operate in the UHF band. Frequency agile filters
offer unique benefits for the blocker suppression issue. An appropriate receiver
concept has to be developed and transferred into a circuit realisation.
System and circuit implications have to be investigated and the theoretical
results supported by simulations shall be compared with measurement results.
1.3 Structure of this thesis
Chapter 2 introduces the upcoming LTE standard with focus on receiver charac-
teristics. Fundamental circuit performance metrics are introduced and explained
based on the LTE specification. The chapter closes with an overview of the
DVB-T standard and gives insight into the implications for whitespace receivers.
Chapter 3 gives an overview on band-reconfigurable blocker filtering approaches
starting with external SAW filters. The focus lies on solutions with the feasibility
of integration. In particular the frequency agile filter concept is explained and
the fundamental characteristic is derived.
In Chapter 4 the system concept is explained including a detailed system
budget. The implementation on the circuit level is presented in detail. The
implementations are discussed with regard to the state-of-the-art and published
solutions.
The proposed circuits have been manufactured and the measurement results
of the silicon are presented in Chapter 5. The results are discussed with respect
to the LTE specification and the system budget. The chapter finishes with an
overview on recently published receivers.
Finally, Chapter 6 concludes the thesis and summarises the implementation as
well as the results. At the end an outlook to the presented solution is provided
for further development and potential of the concept is given.
4
2 Relevant System Parameters
In this chapter, the LTE specification with focus on receiver characteristics will
be introduced. The starting point will be the E-UTRA bands and the LTE
duplexing schemes. After the introduction of the LTE modulation schemes
and the frame structure, receiver characteristics will be discussed along with
the respective specifications from the LTE standard. In particular, noise and
linearity will be covered by a large portion of this chapter. At the end, the
fundamentals of DVB-T will be discussed.
2.1 LTE - UMTS Long Term Evolution
UMTS Long Term Evolution (LTE) is the next step towards high datarate
mobile networks. LTE Release 8 therefore offers peak datarates of 100 Mbit/s
in the downlink and 50 Mbit/s in the uplink. It is referred to as generation 3.9
(3.9G) or ’Pre-4G’ technology, because the high datarate requirements of the
4G-specification requests a peak datarate of up to 1GBit/s in the downlink. Real
4G communication will be possible using the future LTE-Advanced (Release 9)
standard.
The most important bands for LTE communication as defined in [3GP11] are
the well-known GSM and UMTS bands shown in Table 2.1. These bands usually
are occupied over Europe serving the users with GSM and UMTS. Due to the
introduction of DVB-T, band 20 was released in Europe for LTE usage in the
UHF 800 MHz range. The digital dividend strongly decreased the bandwidth
occupation in the UHF 470 − 860 MHz-band. The need for a protected large
frequency band used for a terrestrial TV Broadcast Network lost substance.
LTE supports Frequency Division Duplex (FDD) in half-duplex as well as in
full-duplex mode and Time Division Duplex (TDD) mode.
Frame Structure LTE transfers data in 10 ms frames each consisting of 1 ms
subframes[3GP10a] [3GP10b]. The structure of the subframe depends on the
duplex scheme. FDD operation uses the structure shown in Figure 2.1. A
subframe consists of two slots with six or seven symbols of 71.4 µs or 83.2 µs
of duration, depending on the delay spread of the signal propagation. The
actual data is preceded with a cyclic prefix (CP), that is the end part of the
modulated data, is repeated at the front of the symbol. CP reduces Inter Symbol
Interference (ISI) issues due to multipath signal propagation when one signal
5
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E-UTRA Uplink Downlink Duplex
Band FUL,low FUL,high FDL,low FDL,high Mode
1 1920 1980 2110 2170 FDD
2 1850 1910 1930 1990 FDD
3 1710 1785 1805 1880 FDD
5 824 849 869 894 FDD
8 880 915 925 960 FDD
20 791 821 832 862 FDD
Table 2.1: Important E-UTRA Bands.
experiences different time shifts on multiple paths combining at the antenna.
Depending on the delay spread, a long 16.6µs or a short 4.7µs CP is used giving
a total of six or seven symbols in a 0.5 ms slot.
The 10ms frame looks a bit different in TDD operation as shown in figure 2.2.
Each frame consists of two half-frames of 5 ms length with 5 subframes of 1 ms
duration. The subframe is the same as in FDD mode and contains two slots of
0.5 ms duration with six to seven symbols as explained for FDD mode. In TDD
mode the same channel is used alternating from downlink transmission, that is
base station to user equipment, towards uplink, that is user equipment to base
station. The handover from downlink to uplink mode is realised using a special
subframe which is numbered by one in Figure 2.2. It consists of a Downlink
Pilot Tone Slot (DwPTS), a Guard Period (GP) and an Uplink Pilot Tone Slot
(UpPTS). Depending on the switch-point periodicity, that is the configuration of
uplink and downlink slots, a special subframe exists in the first half-frame only
or in both half-frames.
Channel Arrangement To accommodate for different bandwidth requirements
the channel bandwidth of LTE connections can be adjusted from 1.4 MHz up
to 20 MHz. The modulation scheme used is Orthogonal Frequency Division
Multiplexing (OFDM), offering higher spectral efficiency compared to single
carrier modulation schemes like Gaussian Minimum Shift Keying (GMSK) used
in GSM or Wideband Code Division Multiple Access (W-CDMA) used in UMTS.
The carrier spacing is ∆f = 15 kHz as shown in figure 2.3. Each carrier is
either QPSK, 16QAM or 64QAM modulated, depending on the available Signal
to Noise Ratio (SNR).
Due to the rectangular window function with the symbol time TS = 1/∆f =
1/(15 kHz) = 66.6 µs a sinc function is folded to the carrier frequencies with
distance ∆f = 15 kHz. The sinc function forces the spectrum to be zero at
the centre frequencies of neighbouring carriers. This is necessary to avoid Inter
6
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#0 #1 #2 #3 #16 #17 #18 #19#4
Subframe
 (1 ms)
Frame (10 ms)
Slot (0.5 ms)
#0 #1 #2 #3 #4 #5 #6
Symbol (71.4 μs)
Data (66.6 μs)
Cyclic Prefix (4.69 μs)
Figure 2.1: One frame in FDD mode.
#0 #1 #2 #3 #4 #5 #6 #7 #8 #9
Frame (10 ms)
Half-frame (5 ms)
Subframe (1 ms)
DwPTS GP UpPTS
Slot (0.5 ms)
Figure 2.2: TDD frame structure.
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Carrier Interference (ICI). Frequency shifts due to oscillator frequency drifts,
oscillator phase noise or doppler shifts are the main sources for ICI[Zyr07].
Twelve subcarriers are combined and for one symbol time they form a so-called
Resource Element. Seven consecutive Resource Elements are of a slot time
length and constitute a Resource Block (RB). This relation is shown in Figure
2.4. Each Resource Element can be assigned to different UEs. Depending on
the bandwidth configuration, the number of available RBs varies from six in the
case of 1.4 MHz up to 100 in the case of 20 MHz bandwidth.
OFDM signal generation and reception For the generation of an OFDM sym-
bol, each bit of a data source has to be mapped according to the carrier modula-
tion standard to a complex value xi. Each of the values xi has to be modulated
to its respective subcarrier frequency using complex modulation
s
(
k
Ts
N
)
=
N−1∑
i=0
xie
j2πnk/N . (2.1)
Equation (2.1) except for a constant factor is the same equation that defines
Inverse Fast Fourier Transform (IFFT). Figure 2.5 shows an efficient baseband
implementation of an OFDM signal generator as well as a receiver. The serial
8
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Figure 2.4: Resource Block and Resource Allocation.
bits generated from a source are converted to parallel and for each symbol xi
mapped into the constellation diagram. The IFFT modulates the symbols and
the parallel to serial converter brings the data into order for transmission. The
last step is the generation of the cyclic prefix.
The signal passes the channel where noise from various sources may add. On
the receiver side, the cyclic prefix is removed from the symbol and the time
signal is again transformed to parallel representation. An FFT demodulates the
signal before it is passed on to a decider before each symbol is unmapped. The
received bits are converted back to serial representation.
MIMO In order to achieve ultra high speed communication, the reliability and
spectral efficiency has to be improved. This can be achieved using diversity and
Multiple Input Multiple Output (MIMO) systems.
Even simple FM radios used in cars improve signal quality using diversity
techniques. Two or more antennas, each including a receiver, are set up spa-
tially separated. Each of the paths independently receives the wanted signal
and decodes it. Since the propagation path for the antennas is different, the
probability that two antenna signals include more information than a single
antenna is high. In digital domain, the two signals are combined and, in the
case of two independent receivers, the SNR is improved by 3 dB.
The idea is generalised using multiple transceivers for communication. Trans-
mit power is spread over multiple transmitters forming the transmission beam
9
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Figure 2.5: OFDM equivalent baseband model.
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and the propagation direction. The effect can be regarded as antenna gain. The
signal becomes more stable and less affected by multipath propagation. The
full benefit of the concept is perceived when both transmitter and receiver use
multiple antennas. This is called the MIMO concept.
The testcases defined in the LTE standard require the usage of a MIMO
system using at least two antennas. For the receiver system, the signals defined
within the specification have to be applied to all antenna inputs of the receiver.
2.1.1 Reference Sensitivity
The reference sensitivity Prefsens is the minimum signal power at the antenna
port, that a receiver has to decode properly. In LTE it is defined for QPSK
modulated signals using a code rate of 1/3. It depends on the input noise kBT
within the signal band at the antenna input, the noise contribution from the
receiver circuit, and the minimum signal to noise ratio (SNR) at the input of the
demodulator. The receiver noise contribution is characterised using the Noise
Figure (NF). NF is the ratio of the SNR at the input to the SNR at the output.
Due to circuit noise contribution, the SNR at the output is always smaller than
at the receiver input. That makes the NF always larger or equal to one.
Prefsens = dBm(kBT ) + dB (B) + dB (ENB) + dB (NF) + dB (SNR)
1 (2.2)
The filter bandwidth of a communication system is wider than the signal
bandwidth (B) due to the non-rectangular shape of real filters. Noise and blocker
power originating from out of the signal bandwidth therefore is not adequately
suppressed. The effective noise bandwidth (ENB) accounts for the shape of the
filter and the additional noise.
The usage of Turbo Coding makes the determination of minimum SNR needed
for proper decoding difficult. Furthermore, channel coding uses the performance
metric Eb/N0 to express the signal strength within the decoder. On circuit level,
the SNR is used for calculation and can not be transferred into Eb/N0 easily.
In the LTE specification, a throughput of larger than 95% is defined to be
fulfilled by the receiver. Since a deterministic relation between Bit Error Rate
(BER) and SNR can not be found, system level simulations or measurements
are used to find realistic SNR values. The SNR dependency on the type of
demodulator doesn’t simplify the problem. [Ses+11] reports a minimum SNR =
-1 dB at r = 1/3 code rate at the input of the demodulator. An implementation
margin of at least 2 dB should be accounted for.
Knowing these values, the maximum affordable noise figure for the whole
receiver is found. Due to matching at the receiver input, the input noise density
1The operator dB (x) is defined as 10 lg(x), whereas dBm (x) is defined as 10 lg (x/1 mW).
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is kBT = -174 dBm/Hz. If a third order Butterworth filter is considered, the
ENB is π/3 ≈ 1.05.
dB (NF) = dBm(Prefsens)− dB (kBT )− dB (B)− dB (ENB)− dB (SNR) (2.3)
The reference sensitivity defined in [3GP11] have been collected in table 2.2
for the most important bands.
E-UTRA 1.4 MHz 3 MHz 5 MHz 10 MHz 15 MHz 20 MHz
Band [dBm] [dBm] [dBm] [dBm] [dBm] [dBm]
1 -100 -97 -95.2 -94
2 -102.7 -99.7 -98 -95 -93.2 -92
3 -101.7 -98.7 -97 -94 -92.2 -91
5 -103.2 -100.2 -98 -95
8 -102.2 -99.2 -97 -94
20 -97 -94 -91.2 -90
Table 2.2: Reference sensitivity for QPSK.
2.1.2 Blocker Performance
Elementary for a wireless communication system is the coexistence with other
communication systems, no matter if they are of the same kind or different
kind. A user equipment allocates a certain frequency channel for communication.
Other systems communicating at close-by channels are called interferers. The
system performance must not be degraded beyond a specific limit, in the presence
of other interferers. Measurement conditions as well as the blocking levels shown
in Figure 2.6 in are define in [3GP11].
Frequency channels within the downlink band are called inband and frequencies
outside this band are called out-of-band. The amount of power a UE has to
withstand rises with frequency offset. A receivers filter selectivity has to rise
by the same amount as the blocker level. Rule of thumb is to decrease the
out-of-band blocker level down to at least inband blocker level.
Signals in adjacent channels are of particular importance in a communication
system. Since these channels are really close to the receive band, filter perfor-
mance is really poor and the designer has to consider the whole adjacent channel
power at the input of the A/D converter. Adjacent channel blocker powers
determine its dynamic range. Under Adjacent Channel Selectivity (ACS)
the power levels in the adjacent channel and the wanted channel are defined.
12
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The first test refers to the reference sensitivity Prefsens. The wanted signal
power Prefsens is increased by a channel specific value (CSV). Adjacent channel
power PAC is defined to be bandwidth dependent between 27 dB and 33 dB
above the signal level. In a second test the adjacent channel power is set to
maximum input power and the wanted signal power is bandwidth dependent
27 dB to 33 dB below maximum power.
Inband blockers are limited to -44 dBm except for the alternate channel,
which are located next to the adjacent channels towards larger frequency offsets.
Alternate channel power is limited to -56 dBm. The blockers are modulated LTE
signals having the same bandwidth as the wanted signal namely a maximum
of 5 MHz. Out-of-band blockers are continuous wave sinusoidal signals and
rise from -44 dBm to -15 dBm depending on their frequency offset. Out-of-band
blocking tests do not account for the own TX signal which is present in FDD
systems. All blocking conditions are summarised in Table 2.3 of section 2.1.3.
An LTE signal in time domain consists of the superposition of numerous
phase-shifted sinusoidal signals of different frequencies and, in the case of QAM,
amplitude. The average signal power can be calculated via
P =
1
Tsymbol
t0+Tsymbol∫
t0
|s(t)|2 dt . (2.4)
When for a moment a large set of subcarriers superposes constructively, the
power of the signal is significantly increased. This peak power can cause severe
problems when the receiver voltage headroom is not high enough. To account
for these peak values during design, the signal power is characterised using Peak
to Average Power Ratio (PAPR). This value is determined simulating a long
sequence of packets and calculating the average as well as the peak power. For
LTE the PAPR is approximately 12 dB.
Phase Noise The phase noise requirements can be derived from blocking re-
quirements. A receiver uses a non-ideal LO signal to shift the wanted channel
down into the baseband. Various noise mechanisms cause small variations over
time in the period of the LO signal called jitter. This jitter is expressed as
the probability density function of the oscillation frequency and hence has a
large peak at the LO frequency with sidebands decreasing with frequency offset.
These sidebands are referred to the LO centre frequency and are called phase
noise L(∆f).
When a signal passes a mixer, the two signals are multiplied in time domain.
In frequency domain this multiplication is translated into a convolution. In case
of a large sinusoidal input blocker, the downconverted blocker adopts to the
phase noise of the local oscillator. As shown in Figure 2.7 this phase noise may
14
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ffBlocker-fLOfIF
Δf
L(Δf )
Figure 2.7: Reciprocal mixing of phase noise and blocker.
leak into our wanted channel and degrade the SNR of the in-band signal. This
effect is called ’reciprocal mixing’. The amount of noise density at a certain
frequency offset ∆f from the blocker is calculated by
dB (Pnoise,p) = dB (PBlocker) + L (∆f) . (2.5)
To avoid sensitivity degradation the phase noise has to be restricted to a certain
level. For this test, the total amount of noise the system can tolerate is increased
by channel specific values (CSV). CSVs depend on the signal bandwidth. Since
only a part of the overall noise originates from reciprocal mixing effect, the CSV
contributes partly to the phase noise density L(∆f). 10 dB margin is included in
order to avoid phase noise alone to decrease receiver performance by more than
0.5 dB. To get the noise density, the bandwidth of the signal has to be included.
L (∆f) = dB (Prefsens)− dB (PBlocker)− dB (SNRmin) (2.6)
− dB
(
10
CSV
10 − 1
)
− dB (Bsignal)− 10 dB
According to the LTE blocker characteristics, blocker powers have been used
to calculate the maximum phase noise contribution of the LO. The results in
Figure 2.8 show phase noise requirements for different bandwidth configurations
and a dotted line with a typical oscillator phase noise density proportional to
1/f2 [Ney10]. The toughest requirements can be found around 300 kHz, 3 MHz
and 85 MHz offset.
15
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Figure 2.8: LTE phase noise requirements.
Linearity Similar to the way noise constricts the system performance at the
lower power limit, linearity defines its maximum power limit. Since amplifiers
use active devices with non-linear, for instance quadratic or exponential, transfer
functions, the linearity of circuits can be guaranteed in a limited range, only.
Input signals exceeding this range experience non-linear distortions [Kun04].
These distortions are modelled using Taylor series expansion [MW95]
vout = α0 + α1vin + α2v
2
in + α3v
3
in . (2.7)
This approximation holds well for all important non-linear effects in analogue
circuits. If a system described by equation (2.7) has a small input voltage of
vin = vˆin cos 2πf0t, the linear term α1vin dominates and the output signal is a
scaled version of the input signal.
If the input signal rises, the influence of the third order term rises. Since
cos3 ω0t = (3 cosω0 + cos 3ω0t) components at the fundamental as well as at
thrice the fundamental are generated. The sign of α3 is inverted to the sign of
α1, meaning this third order component counteracts the linear term. The point
where the linear gain decreases by 1 dB is called compression point CP1dB.
The CP1 peak input voltage is defined by
16
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vˆCP,1dB =
√
4
3
∣∣∣α1
α3
∣∣∣ (1− 10(−1/20)) . (2.8)
Are two signals vin = vˆ1 cos 2πf1t+vˆ2 cos 2πf2t applied to the input of equation
(2.7), the exponentials create products of the different fundamentals. Third order
products at their respective fundamental frequencies as well as at frequencies
which are a linear combination of the fundamentals are generated. A large
blocker causes non-linear behaviour for small signals, even if it does not compress
the amplifier. This effect is called desensitization and the peak voltage for the
blocker when the small signal gain decreases by 1 dB is
vˆDP,1dB =
√
2
3
∣∣∣α1
α3
∣∣∣ (1− 10(−1/20)) . (2.9)
Compression has a strong relation to desensitization even though in the first
case the wanted signal itself causes the non-linear behaviour when in the latter
case the non-linear behaviour is caused by a blocker signal. Comparison of the
two yields the relation that the power for 1dB desensitization (2.9) is 3dB below
the power for 1 dB compression (2.8).
Two strong interferers cause third-order components at 2ω1±ω2 and 2ω2±ω1.
The components around 3ω1 and 3ω2 can be filtered easily because they are very
distant. A problem arises for a receiver system, when ω1 and ω2 are close to the
band of interest and the linear combination products 2ω1 − ω2 and 2ω2 − ω1 fall
into the wanted channel. These components are called intermodulation products
and cause serious SNR degradation.
For characterisation the third intermodulation point is defined as the
input power where one of the third order intermodulation products at 2ω1 − ω2
or 2ω2 − ω1 and one of the linear term powers at ω1 or ω2 from equation (2.7)
have the same power.
vˆIIP3 =
√
4
3
∣∣∣α1
α3
∣∣∣ (2.10)
Comparison to equation (2.8) shows that IIP3 is 9.6 dB higher than the 1 dB
compression point. Important to mention is that this an abstract point. It
can not be measured directly, since the circuit will experience much stronger
non-linearity and therefore higher order terms before the right value can be
reached.
In practice the two-tone test is used. Two sinusoidal signals with same power
are applied to the input of the circuit. The output signals at the fundamental
frequencies Pω1 and Pω2 as well as the intermodulation products P2ω1−ω2 and
P2ω2−ω1 are measured. The input power is chosen small enough not to drive
17
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Figure 2.9: Third order intermodulation.
the circuit into saturation. From equation (2.7) it can be seen that the first
order term rises linearly whereas a third order term rises with the power of three.
Plotted on a logarithmic scale like in figure 2.9, the slope of the intermodulation
product is as high as three times the slope of the linear signal at the fundamentals.
In this diagram based on measurement results the intersection point of these
two lines is called third intermodulation point IP3.
dB (PIIP3) = dB (Pin) +
dB (Pω1)− dB (PIM3)
2
. (2.11)
In a similar manner the second intermodulation point is defined. As a
response to a two-tone test, additional components at ω1 ± ω2 and DC (ω = 0)
are generated. These are based on the second order term α2v
2
in in equation (2.7).
Components around ω1 + ω2 can be filtered quite easily and in the rf-path DC
blocking capacitors suppress the DC components. Second order intermodulation
is a big problem for mixers and the baseband blocks since the second order
components fall into the signal. The second order intermodulation point peak
voltage is found similarly to third order intermodulation point peak voltage
as the voltage where the second order component at ω1 ± ω2 and the linear
components are of same amount.
vˆIIP2 =
α1
α2
(2.12)
A diagram similar to the one shown in Figure 2.9 is found measuring the
second order component power and linear components power. Since second order
18
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Figure 2.10: Second order intermodulation.
components increase by square law in a logarithmic plot these components have
a slope of two. From diagram 2.10 the intersection point IIP2 can be found
easily.
dB (PIIP2) = dB (Pin) + (dB (Pω1)− dB (PIM2)) (2.13)
Another important use-case can be found if one of the interferers is a large
amplitude modulated signal v2(t) = vˆ2 (1 +m cosωmt) cosω2t , with m is the
modulation index. From equation (2.7) it can be found, that two amplitude
modulated signals appear at ωm and 2ωm around ω1
vout = α1vˆ1
[
1 + 2
vˆ22
vˆ2IIP3
(
1 +
m2
2
+
m2
2
cos 2ωmt+ 2m cosωmt
)]
cosω1t+ . . . .
(2.14)
This effect is called Crossmodulation. Several authors found equations for
cross modulation under certain conditions, with one common formula [Wu+96;
Ko+99; LM09; Pre+00]
dB (PXMD) = 2 dB (P2) + dB (P1)− 2 dB (PIIP3) + CXMD . (2.15)
PXMD is the power of the crossmodulation distortion (XMD) falling into the
wanted band. P1 is the power of the closer blocker and P2 is the power of the
distant blocker. Parameter CXMD depends on modulation scheme and PAPR of
the blocking signals [Pre+00]. To the authors knowledge only a single author
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Figure 2.11: Effects of intermodulation.
has investigated crossmodulation in OFDM systems [RL06]. The publications at
hand handle from CDMA receivers for UMTS standard. The major contributor
to crossmodulation is the PAPR of the larger blocker. In UMTS as well as LTE
the value of the PAPR is similar. In CDMA it is 10.6 dB and in OFDM it is
12 dB. The conclusion is that LTE will be influenced by XMD at least at the
same level as UMTS.
For LTE, the single test shown in figure 2.11 defines the intermodulation
requirements. The wanted signal is at the reference sensitivity Prefsens plus CSV.
Two additional blockers at appropriate frequency offsets of fwanted−fInterferer,1 =
fInterferer,1 − fInterferer,2 with a power of -46 dBm are applied to the input of
the receiver. In this case interferer 1 is a continuous wave signal and interferer
2 is modulated OFDM signal as defined in Annex 3 of [3GP11]. Interferer 2
bandwidth is defined to be the same as the signal bandwidth with a maximum
of 5 MHz.
Since interferer and signal bandwidths are not necessarily the same, the signal
carriers within the interferer bandwidth experience SNR-degradation when the
rest of the signal carriers remain unharmed. The SNR requirements have to be
fulfilled everywhere in the band and therefore the different bandwidths have to
be considered in the IIP3 calculations
dB (PIM3) = Prefsens − SNR + dB (Bsignal)− dB (Bblocker) + dB
(
10
CSV
10 − 1
)
.
(2.16)
The resulting PIM3 calculated using formula (2.16) have been substituted into
equation (2.11). For lowest reference powers Prefsens defined in the standard, the
results have been summarised in table 2.3.
20
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For second order intermodulation, the intermodulation test defined in the
LTE specification is not very significant. The intermodulation product at
fInterferer,1 − fInterferer,2 does not fall into the baseband and can be neglected.
Only the DC component remains. Depending on the receiver system, undistorted
spectrum around DC is of high importance. With an interferer power of -46dBm,
equation (2.16) is used to calculate the maximum second order intermodulation
product power PIM2 for the different bandwidth configurations. With equation
(2.13) the IIP2 requirements due to intermodulation test lies between 1 dBm
and 5 dBm.
The IIP2 requirements due to the own TX signals are by far higher. If the
transmitter output power set to the maximum of 23 dBm is attenuated at the
receiver input by 38 dB, a total power of -15 dBm TX leakage signal is present
at the receiver input. Under reference sensitivity condition, the total IIP2 of the
device needs to be around 63 dBm. This value is hard to achieve in practice. For
that reason large blockers need to be attenuated to inband blocker levels.
Narrow band blocking test defines the receiver’s minimum characteristic
to withstand cross-modulation scenarios. The wanted power is adjusted to
Prefsens with an additional bandwidth-dependent channel specific value CSV.
A continuous wave signal of -55 dBm is placed 200 kHz away from BW/2.
As explained for the IIP2 test, the out-of-band blocker defines the linearity
requirement of the system. A −15 dBm blocker or the own TX power reduced
to −15 dBm is regarded as the highest interferer power. The required IIP3 for
this case is calculated using equation (2.15). [LM09] reports a value of −2.4 dB
for CXMD in WCDMA systems. To the authors knowledge, there has been
no publication on this topic for LTE or OFDM systems at the time writing
this manuscript. The IIP3 calculated requirements range from −4.7 dBm to
−1.6 dBm, depending on the bandwidth configuration.
The calculations have shown that IIP3 requirements from the narrow band
blocking test are approximately 20 dB harder than requirements calculated from
the intermodulation testcase. In a similar manner, the ACS testcase can be
used to calculate IIP3 requirements. The CXMD value reported for UMTS is
−7.4 [LM09]. The formula does not include effects originating from different
bandwidth configurations in the uplink and downlink path. Nevertheless, it helps
to get a feeling for IIP3 requirements from this testcase. The calculated values
range from −0.1 dBm to −6.2 dBm, hence are in the same order of magnitude
as the narrowband blocking test results.
2.1.3 LTE Characteristics and Performance at a Glance
The most important LTE characteristics are summarised in Table 2.3. The
uppermost part of the table shows the available bandwidth configurations along
with the respective RB-configuration and signal bandwidth. The minimum SNR
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Figure 2.12: UHF bandwidth occupation in Düsseldorf and Cologne region.
for each bandwidth and the calculated NFmin can be found here. Below this
part, the most important values for the blocker testcases have been collected
including the implications on IIP3 where applicable.
2.2 DVB–T - Terrestrial Digital Video Broadcasting
DVB-T like LTE uses OFDM for digital data transmission. Several broadcast
channels, three to five depending on the channel bandwidth and video resolu-
tion, share a single channel of 5 − 8 MHz. Since in analogue video broadcast
technique 8 MHz bandwidth was occupied by a single broadcast channel, overall
less bandwidth is allocated for video broadcast and may be available for other
communication purpose. This effect is based on coding and modulation tech-
niques and therefore called ’Digital Dividend’ (DD). The technical details on
DVB-T modulation can be found in [ETS08].
The UHF band from 490 MHz to 860 MHz experienced repartitioning in
Germany in May 2010 where DVB-T frequency band was reduced to 490MHz to
791MHz. The band between 791MHz and 862MHz is reserved as new LTE band
20 all over Europe, as can be seen in Figure 2.12. With 30 MHz bandwidth for
the uplink as well as downlink and a duplex distance of 41 MHz, the advantages
of this band lies in the common availability on the one hand and the larger cell
sizes compared to high frequency communication on the other hand.
Figure 2.12 shows the bandwidth occupation within the UHF frequency band
for the Lower-Rhine region between Düsseldorf and Cologne. It is obvious, that
even in this densely populated region with at least two television towers providing
the DVB-T signal, the bandwidth occupation is sparse. Several large bands of
up to 72 MHz bandwidth are officially unused.
Since OFDM allows different channel bandwidths and coding schemes, param-
eters describing the communication in this document are based on 7 MHz and
8 MHz configuration used in Germany. A full set of configurations is available
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[ETS09].
DVB-T is very flexible and allows for many different configurations. It offers
two modes of operation, the ’2K mode’ intended for small single transmitter
networks, and the ’8K mode’ which can be used for small and large networks.
The difference is the number of carrier frequencies. 8K mode uses K = 6817
carriers while 2K mode uses K = 1705 carriers in a single OFDM channel. 2K
and 8K stand for the FFT-length used. Each symbol is transmitted in the symbol
time TS consisting of useful information time TU and a guard interval ∆. Like in
LTE this guard interval is a cyclic prefix taken from the end of the information
part.
For 8 MHz bandwidth the useful information time is TU = 896 µs. Depending
on the datarate needed, the multipath propagation scenario and the channel
occupation, the system operator defines the length of the guard interval. A
frame consists of 68 symbols of which four constitute one super-frame.
An important issue of DVB-T is the large cell size with diameters of more
than 100 km. Analogue video broadcasting stations use up to 500 kW transmit
power per channel. For digital broadcasting in Germany, the power of 3− 50 kW
is used per channel in North Rhine-Westphalia (NRW) and a maximum power
of 120 kW is used in Berlin. This large amount of power can seriously influence
mobile communication. Fortunately, the antenna gain of DVB-T transmitters
typically is designed in a manner that the received power is flat over a large
distance. Figure 2.13 shows measurements conducted by NOKIA and reported
in 3GPP TSG group [NOK10].
The measurement results show three lines for three antenna gain values. 0 dBi
antenna is ideal and shows the definite value of field strength at the measurement
position. The 6 dBi line can be used for free air laptop antennas while the third
10 dB antenna gain line shows the case where a UE is held beside the head in a
speech configuration [NOK10].
Graph 2.13 shows a maximum mean power of -27 dBm, which is less than the
maximum power of -15 dBm defined by the LTE standard. But in case of mobile
communication close to DVB-T channels, the blocker distance might be much
smaller than 85 MHz setting high demands on rf-filters.
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B [MHz] 1.4 3 5 10 15 20
Pref,min [dBm] −106.2 −102.2 −100 −97 −95.2 −94
NRB 6 15 25 50 75 100
FFT 128 256 512 1024 1536 2048
B(NRB) [MHz] 1.095 2.715 4.515 9.015 13.515 18.015
NFmin [dB] 6.2 6.25 6.24 6.24 6.27 6.23
ACS case I
Pwanted [dBm] −92.2 −88.2 −86 −83 −81.2 −80
Pinterferer [dBm] −60.7 −56.7 −54.5 −51.5 −52.7 −54.5
Binterferer [MHz] 1.4 3 5
IIP3 [dBm] −0.1 −2.1 −3.2 −4.7 −5.6 −6.2
ACS case II
Pwanted [dBm] −56.5 −56.5 −56.5 −56.5 −53.5 −50.5
Pinterferer [dBm] −25
Binterferer [MHz] 1.4 3 5
Inband blocking
Pwanted [dBm] −100.2 −96.2 −94 −91 −88.2 −85
Psecond
I [dBm] −56
Pinband [dBm] −44
Binterferer [MHz] 1.4 3 5
Out-of-band blocking
Pwanted [dBm] −100.2 −96.2 −94 −91 −88.2 −85
P15-60MHz [dBm] −44
P60-85MHz [dBm] −30
P>85MHz [dBm] −15
Binterferer [MHz] 1.4 3 5
Narrowband blocking
Pwanted [dBm] −84.2 −84.2 −84 −84 −81.2 −78
Pinterferer [dBm] −55
IIP3 [dBm] −1.6 −1.6 −1.7 −1.7 −3.1 −4.7
Intermodulation
Pwanted [dBm] −94.2 −96.2 −94 −91 −88.2 −85
PCW
II [dBm] −46
Pmodulated [dBm] −46
Binterferer [MHz] 1.4 3 5
IIP3 [dBm] −21.0 −20.8 −20.6 −20.6 −21.3 −22.4
IAlternate Channel
IIContinuous wave blocker
Table 2.3: LTE receiver performance metrics and testcases.
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In state-of-the-art 3G+ FDD systems the UE transmits and receives at the
same time at different frequencies. Transmit and receive signals are separated
in frequency domain using dedicated surface acoustic wave (SAW) filters and
duplexers. Two filters combined in a single package is called Duplexer and have
two main paths, one from the transmitter to the antenna and other from the
antenna to the receiver. Between transmitter and receiver ports the attenuation
of the transmit signal and its wideband noise is implemented.
Figure 3.1 shows a block diagram that is typical for 3G FDD mobile commu-
nication systems. Behind an off-chip highly linear LNA, an additional interstage
SAW filter is used to suppress TX leakage. These bulky components increase
not only the bill of material but also add significantly to the size and the cost of
the radio.
Since nowadays every mobile phone requires multiband operation to support
an increasing number of bands and standards, numerous recent publications
have been addressing the problem of growing number of off-chip components.
Most efforts have been made to address the problem of the fixed filter centre
frequency and duplexer operation.
LNA SAW
PA
Receiver
Transmitter
SAW
TX leakage
Figure 3.1: Problem of TX leakage.
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Figure 3.2: Structure of a SAW filter.
3.1 Duplexer
3.1.1 Surface Acoustic Wave Filters
Main advantage in the usage of SAW filters is the high selectivity and the steep
filter curve.
Surface acoustic wave filters convert electrical energy into acoustic signals at
one port, which then passes through an appropriate substrate and at the second
port, this acoustic energy is transformed back into electrical energy. The benefit
of such a conversion lies in the propagation speed of acoustic signals which is by
decades smaller than light speed
c = λ · f . (3.1)
From equation (3.1) we can see that the wavelength decreases by the factor
of λsubstrate = λfree aircsubstrate/cfree air. The substrate acts as the waveguide as
well as the transformer, since it is made from Piezo-electric materials. Typical
propagation speeds of the Piezo-electric materials are around 3100 m/s which
is six decades lower than the light speed of 300,000 km/s. Due to this fact, the
distance λ between the fingers for a 1 GHz signal is reduced from approximately
30 cm to a value of 3.1µm. Even for large number of fingers, devices can be very
small.
The distance between the fingers determines the filter centre frequency. It can
be found that the waves, excited by the fingers, at centre frequency superpose
constructively. The design process can be similar to digital filter design. Variation
of the finger length influences filter bandwidth and selectivity.
SAW filters and duplexers are commercially available for every common
mobile 2G+ communication band [Mur12; EPC12]. SAW structure allows for
high selectivity filters. A closer look into multiband communication reveals that
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L11 L12iTX iTX
iTX
(a) Autotransformer based Du-
plexer.
L1
L2
L3
Rbal Cbal
LNAPA
ANT
(b) Balun based Duplexer.
Figure 3.3: Duplexer topologies.
the advantage of high selectivity is outweighed by the disadvantage of a fixed
structure. The frequency dependent finger spacing can hardly be reconfigured
for different bands.
[Smo+03] used a smart material with a variable Young’s modulus E for SAW
propagation. A strong magnetic field is applied to a tunable one-port SAW
resonator. The centre frequency decreases with increasing field strength. As a
result, the authors changed centre frequency by an amount of 1%, by far not
sufficient for multiband radio applications.
3.1.2 Tunable Integrated Duplexer
In [Mik+09; Mik+10] the author describes concepts based on a Balanced to
Unbalanced converter (Balun) or differential inductor with the focus on the
RX-TX isolation. Figure 3.3(a) shows a concept using the autotransformer,
which is a centre tapped inductor, to achieve duplexer operation. The value of
Rbal is chosen so that the current iTX through inductor L12 due to magnetic
coupling is the same as in inductor L11. The capacitor Cbal is needed to resonate
the inductance of the autotransformer. The current at the antenna port is twice
the current iTX. If the currents through L11 and L12 match, the voltage at the
input of the LNA perfectly cancels out.
The authors state that in case of a symmetrical circuit, where L11 is the same
as L12, the insertion loss for TX as well as RX path is the same around 4 dB. In
the case of an asymmetric circuit, where the number of windings is different for
L11 and L12, RX insertion loss of 2.9 dB and for TX 5.9 dB are reported. Since
approximately 6 dB TX insertion loss means that the transmitter generates four
times the dissipated power, this concept has room for improvements.
A TX-RX isolation in the TX band of more than 50 dB with a bandwidth
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of 5 MHz is achieved with a variable centre frequency. Although this is in the
range commercial SAW duplexer achieves, the isolation in the RX band of 25 dB
is by far too low.
Figure 3.3(b) shows a concept based on a balun consisting of an autotrans-
former and a single inductor. The incoming signal from the antenna passes the
autotransformer and transforms to a differential signal at the LNA input. The
transmitter signal is injected into the autotransformer at the centre tap and is
split into a part that will be dissipated at the antenna and another part that
will be dissipated in the resistor Rbal.
As long as the magnetic flux of inductors L1 and L2 is the same, there will
be no voltage at the LNA input. To decrease the power loss in the resistor, the
number of turns of L1 and L2 are made different. The author reports a TX
insertion loss of 2.5 dB and a cascaded RX noise figure for the duplexer and the
noise matched LNA of 5 dB.
In this concept, the TX-RX isolation in the TX band of better than 55 dB
is comparable to the first concept. Advantageous is the broadband isolation of
more than 50 dB in a bandwidth of more than 250MHz, allowing for TX leakage
reduction as well as TX noise reduction in the RX band. The only disadvantage
is the relatively high RX noise figure of 5 dB due to high insertion loss of the
balun. Even though this includes the LNA noise figure, compared to a whole
state-of-the-art receiver noise figure of approximately 6 dB it might be a little
bit too high.
3.1.3 RF MEMS
Microelectromechanical systems (MEMS) have been developed since 1996 for low
loss switching and routing. RF MEMS in this regard focus on high-frequency
applications like tunable filters, tunable antennas and reconfigurable matching
networks [Reb+09]. They can be used as switches as well as tunable capacitors
or varactors.
MEMS’ main advantage is a very low insertion loss of 0.1-0.2 dB, as a result
of its low on-resistance. In addition, the off-state capacitance is quite low.
Consequently, a very high quality factor is achieved when used as capacitor. The
purely mechanical systems offer very high linearity and is limited by the operating
voltage, only. This includes high power handling of up to 10W [Reb+09].
On the other hand, MEMS devices need high operating voltages of 25-90 V
which are often not available in low power, high speed CMOS technologies.
Usually high voltage devices are not necessary in communication systems which
makes high voltage switches unnecessary. Another point is that the packaging
of MEMS is required to improve its reliability [Reb+09]. Appropriate hermetic
wafer caps are available but with increased costs [Reb+09]. The major problem,
although big improvements have been made recently, is reliability of the MEMS
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devices. The amount of switching cycles are limited and therefore the lifetime of
the MEMS or the user equipment, too [Reb+09].
Nevertheless, numerous publications have been made with RF MEMS tunable
filters, of which one shall be presented here. [ETR10] showed an example of a
corrugated coupled-line inverter on ceramic substrate with ǫr = 9.9. RF MEMS
switched devices are used to tune the capacitance of the switches as well as
the centre frequency of the filter. The author reports a high reliability of more
than 65 billion switching cycles with his design of a 42 V operating voltage
switch. A tuning range of 1.5-2.5 GHz has been achieved with a bandwidth of
approximately 115MHz and a quality factor of approximately 100 on a substrate
of 6.7× 6.5 mm2size.
Compared to SAW filters, the quality factor and therefore the selectivity is by
far lower. SAW filter quality factor is larger than 1000 and the area consumption
is approximately 2 mm2. Since for each band one of these SAW filters is needed,
the total offchip area consumption of multistandard mobile terminals becomes
a limiting factor. The reconfigurability is the RF MEMS technology’s biggest
advantage. Many more examples can be found in [Reb+09].
3.1.4 Q-enhanced LC-Filter
In conventional LC bandpass topologies, the quality factor of inductors is typically
small [Kuh+96]. Quality factors depend on the dimensions of the inductor, the
thickness and conductivity of the conducting layer and the frequency of operation
[Kuh+96]. Common quality factors for integrated inductors are below ten.
Q-enhancement circuits [Kuh+96] [Kuh+98] [Sch+09] improve the quality
factor of the circuit and allow for narrow bandwidth, high selectivity operation.
Figure 3.4 shows the principle of the Q-enhanced load.
The cross coupled pair in the lower part of Figure 3.4 acts as a negative resistor
with resistance −Rloss = −2/gm. The transconductance of the transistors can
easily be changed by their DC current, allowing for simple quality factor tuning.
If the cross-coupled pair compensates the LC losses, the quality factor would be
infinite. According to [Kuh+96] the quality factor is expressed as
Q =
1
1− gmRloss/2Q0 , (3.2)
with the quality factor of the non-enhanced LC tank Q0. The quality factor
of the LC tank for instance depends on temperature, operating frequency and
process parameters. If the transconductance exceeds the losses i.e. gmRloss/2 > 1,
the quality factor in equation (3.2) becomes negative and the circuit starts to
oscillate. In order to avoid oscillations and keep the quality factor at appropriate
high levels, the Q-enhancement circuit needs tuning on a regular basis.
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Figure 3.4: Q-enhanced LC load.
Besides the tuning problem, the Q-enhancement circuit consumes power.
Compared to other structures like Gm-C filters or other filter concepts, the
power consumption is relatively low. The transistors consume DC current, hence
contribute to the overall noise figure of the circuit. Since the transistors operate
at the output of the circuit, their influence on the overall noise figure should be
relatively small. Linearity might cause bigger concerns. The voltage swing at
the output of the transconductance stage might be as large as 2VDD, driving the
cross-coupled transistors into saturation.
[Kuh+96] points out that the limitation for linearity usually is caused by the
transconductance stage, since large offset blockers inside the filter experience
large loss by the filter itself. The author recommends the use of gain control
circuits. [Kuh+98] relates the problem of linearity to the use of off-chip inductors
with a larger voltage swing. This voltage swing has to pass an LNA which will
be the bottleneck instead of the Q-enhancement.
[Sch+09] uses the Q-enhancement circuit in an interesting cascode-style fashion,
avoiding the linearity limitation. A drawback is the high current consumption
of up to 16 mA additional current in the cross-coupled pair.
3.2 N-Path Filters
The N -path filter concept [FS60] is shown in figure 3.5. The system input
parameter r(t) is converted by N mixers by the function pi(t) to N independent
signals xi(t). These N signals are filtered by the same filter h(t) before they are
multiplied again by the function pi(t). The result of the mixing operation si(t)
is summed and becomes s(t). Each of the variables can either be a voltage or a
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h(t)
h(t)
h(t)
p1(t)
pi(t)
pN(t)
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x1(t) y1(t)r(t) s(t)s1(t)
xi(t) yi(t) si(t)
xN(t) yN(t) sN(t)
Figure 3.5: N-Path filter concept.
current.
s(t) =
N∑
1
pi(t) [h(t) ∗ (pi(t)r(t))] (3.3)
This filter expression, however precisely representing the physical operation
of the circuit, is not very intuitive. A simple frequency domain transformation
gives much more insight. In the following paragraphs step-by-step the principles
and challenges of this concept are introduced.
Sinusoidal IQ-Path Model Figure 3.6 shows a simplified two paths model. Each
path consists of two mixers enclosing a lowpass filter hBB(t).
To understand the principle of operation, a sinusoidal input voltage vin =
2vˆin cos (2πfint− Φ) is connected to the input of the circuit. The frequency
domain representation of the input signal is
Vin = vˆin
[
δ(f − fin)e−jΦ + δ(f + fin)ejΦ
]
. (3.4)
The first mixer converts the input signal vin(t) down to the baseband as well
as to twice the LO-frequency at the node vBB(t). The signal vBB(t) is filtered
by hBB(t), which is the same for the two paths. If the filter function has a
lowpass characteristic, only the baseband signal remains. Behind the filter, the
signal is multiplied with the same cosine of fLO frequency. The filtered output
signal vout(t) therefore is at the same frequency as the input signal vin(t). An
out-of-band blocker will experience loss due to the baseband filter function.
A closer look gives more insight into the operation. Each of the paths is
multiplied by a cosine signal cos (2πfLO − Φi), with ΦI = 0 and ΦQ = π/2. A
multiplication in time domain corresponds to a convolution in frequency domain,
so that an upconverted and a downconverted component arise
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Figure 3.6: Dual path bandpass filter.
VBBi,i(f) =
vˆin
2
{
δ(f − fin − fLO)e−j(Φ+Φi) + δ(f + fin + fLO)ej(Φ+Φi)
+ δ(f − fin)e−j(Φ+Φi) + δ(f + fin)ej(Φ+Φi)
}
. (3.5)
The high frequency components at fin + fLO are removed by the lowpass filter
hBB(t). The next multiplication is accomplished by the same cosine-signal as
before.
Vo,i(f) =
vˆin
4
{
δ(f − fin − 2fLO)e−j(Φ+2Φi) + δ(f + fin + 2fLO)ej(Φ+2Φi)
+ δ(f − fin)e−jΦ + δ(f + fin)ejΦ
}
. (3.6)
Two components are generated at the output of the mixer. Is the incoming
signal located at fin = fLO +∆f , the output signal will also contain a signal at
fLO +∆f . A second signal, called image signal, will reside at fLO −∆f . The
phasor e±j2Φi becomes −1 for ΦQ = π/2 and the image components cancel out
after summation.
Mismatch If the two paths experience mismatch, image cancellation is a prob-
lem [Wer+09]. Image signals can severely degrade receiver performance. Mis-
match effects are typically modelled as shown in figure 3.7.
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Figure 3.7: Mismatch in N-Path filter I and Q paths.
The gain difference between the two paths is accounted for by the term 1 +A
in the I-path. A phase difference exceeding the typical 90◦ between the cosine of
the I-path and the sine of the Q-path has been modelled by a phase extension
on the Q-path. The output signal contains unwanted self interfering signal
components
Vout = (2 +A)
vˆin
4
[
δ(f + fin)e
jΦ + δ(f − fin)e−jΦ
]
+
vˆin
4
[(
1 +A− ej2ǫ
)
δ(f + fin − 2fLO)ejΦ
+
(
1 +A− e−j2ǫ
)
δ(f − fin + 2fLO)e−jΦ
]
. (3.7)
The power level of the self interfering signal depends on gain mismatch as
shown in figure 3.8 and on phase mismatch, as shown in figure 3.9. Even for a
small phase mismatch of 2◦ and gain mismatch of 2%, the interferer power is
less than 30 dB suppressed.
[Wer+09] showed for interference cancellation receivers, that mismatch can
be modelled as two parallel systems, of which one is that of a perfect system
without mismatch and the other path is that of a mismatch system. The author
points out that the image signal of a strong nearby interferer will corrupt the
ideal filter output signal. The blocker image signal can be strong enough to
desensitise subsequent blocks of a receiver chain [Wer+09].
Rectangular Local Oscillator The main functionality in frequency synthesisers
is composed of digital circuitry. Compared to analogue solutions, digital circuits
in frequency synthesisers simplify the system design and reduce the current
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Figure 3.8: Effect of gain mismatch on image rejection.
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Figure 3.10: Harmonic conversion problem in the case of rectangular LO signal.
consumption. Hence, the generated clock signal has a rectangular waveform
with fLO being its fundamental harmonic. Figure 3.10 shows the principle.
The rectangular signal composes of an infinite number of odd harmonics of
the fundamental frequency fLO. The amount of power in the harmonics can be
calculated from a Fourier series expansion of a rectangular signal with a peak to
peak voltage vpp without DC-component
vLO(t) =
2
π
vpp
∞∑
n=0
(−1)n
2n+ 1
· cos
(
2π
2n+ 1
T
t
)
. (3.8)
The absolute values decrease over n with a factor of 1/(2n+1). This is a very
low slope, since the third harmonic is −20 log 3 dB = −9.54 dB below the value
of the fundamental harmonic. With −14 dB for the fifth harmonic and −16.9 dB
for the seventh, the amount of power compared to the fundamental harmonic
power does not decrease fast.
Components of the input signal vin originating at harmonic frequencies (2n+
1)fLO will convert down into the baseband and experience the filter process.
Since they are located inside the filter bandwidth, they remain unaffected in the
filter output signal. The upconversion mixer stage then distributes the filtered
signal towards the odd harmonic frequencies at (2m+ 1)fLO.
Two problems arise from a rectangular LO signal. The first problem is, that
signals at odd harmonic frequencies mix down into the baseband and superpose
to the wanted signal. In a receiver with high power out-of-band blockers, this
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could result in serious SNR degradation or full signal jamming.
The second problem arises due to the upconversion process. The baseband
signal is upconverted to the fundamental as well as to harmonic frequencies of
fLO. This means that a blocker at the third or fifth harmonic will be restored
at its originating frequency. Although upconversion to harmonic frequencies is
not comparable to the non-linear distortion of a system as described by (2.7),
serious signal deformation is the result. Subsequent circuits have to deal with
additional signal components, increasing the efforts in system design and circuit
implementation.
To decrease the complexity of the equations, single sided analysis is shown
here. The conversion gain of the N-Path filter is determined by
Hmn =
(−1)n
2n+ 1
· (−1)
m
2m+ 1︸ ︷︷ ︸
hmn
HBB
(
f − 2m+ 1
T
)
. (3.9)
For n = m the filter is shifted to the frequency f = (2m+1)/T . For n 6= m
equation (3.9) denotes the conversion gain from the originating frequency f =
(2n+1)/T to the destination frequency f = (2m+1)/T .
From equation (3.9), the N-Path filter concept principle can also be interpreted
as a frequency shifted filter. Components that fall into the frequency shifted
passband of the filter Hmn will not be suppressed. From the two multiplications,
two frequency shifted terms arise in the overall equation. The first term
Vin
(
f +
2(n−m)
T
)
ej(Φni−Φmi) (3.10)
is a left shift for n > m, because the input voltage shifts towards negative
frequencies, and a right shift for n < m. This equation is also used to find the
filter term for the fundamental. In the case n = m = 0 the fundamental is mixed
down into the baseband and mixed back into the fundamental frequency.
The exponential part of equation (3.10) comes into focus at the summation
point of the N-Path filter. In all paths the same components are generated. The
only difference lies in the signal’s path-dependent phase. Hence the summation
of the signals in all paths results in the summation of the exponential functions
2∑
i=1
ej(Φni−Φmi) =
2∑
i=1
ejπ(n−m)(i−1) . (3.11)
The summation over the two paths results in 2 when n−m is even and zero
when n−m is odd.
The second term follows the same principles. It forms a shift towards positive
frequencies only. Each component of the frequency shifted input signal
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Figure 3.11: Harmonic conversion in N-Path filters.
Vin
(
f − 2(n+m) + 2
T
)
e−j(Φni+Φmi) , (3.12)
falling into the filter band denoted by equation (3.9) will pass the filter. Also in
this case the summation over the exponential function denotes the components
that cancel out
2∑
i=1
ej(Φni+Φmi) =
2∑
i=1
e−jπ(n+m+1)(i−1) . (3.13)
The summation in equation (3.13) is zero if the result of n+m+1 is odd and
2 if the summation of n+m+ 1 is even.
For two paths and hence two T/4 phase shifted rectangular signals, either the
first or the second sum is zero, but never both for the same n and m. Figure
3.11 shows the process in detail.
N-path filter with more than 2 paths Multipath multiphase circuits have
proven to improve linearity and decrease the influence of harmonics [Shr+06].
The principles derived so far have been enhanced to multipath systems with
N > 2 paths as shown in figure 3.12. The drawback of increased complexity and
current consumption in circuit implementation comes with the advantage that
the multiple conversion gain parameters from equation (3.9) become zero. To
be exact, all non-zero harmonics located at
n = 1 + 2k (N − 1) , k ≥ 0 (3.14)
do fold down into the baseband. All other harmonics will be cancelled by the
summation process. In order to achieve the harmonic cancellation, the phase
shifts for the fundamental harmonic are chosen as
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Figure 3.12: System concept for multiple paths.
n n = 1 n = 2 n = 3 n = 4 n = 5 m = 6
Frequency 3fLO 5fLO 7fLO 9fLO 11fLO 13fLO 15fLO
N = 2 D D D D D D D
N = 3 C D C D C D C
N = 4 C C D C C D D
N = 5 C C C D C C C
N = 6 C C C C D C C
Table 3.1: Harmonic downconversion, D = Downconverted, C=Cancelled.
Φ0i =
180◦
N
(i− 1) 1 ≤ i ≤ N . (3.15)
For equation (3.10), the summation over the exponentials
N∑
i=1
ej(Φni−Φmi) =
2∑
i=1
ej
2pi
N
(n−m)(i−1) (3.16)
results in cancellation except for |n−m| = k ·N , with k ≥ 0. This includes all
harmonics with n = m, stating that harmonics reside in the output signal. They
are processed by a frequency shifted copy of the transfer function.
For the second term from equation (3.12), the summation of the exponentials
N∑
i=1
ej(Φni+Φmi) =
2∑
i=1
e−j
2pi
N
(n+m+1)(i−1) . (3.17)
results in cancellation except for n+m+ 1 = k ·N , with k ≥ 0.
40
3.2 N-Path Filters
0°
90°
vout
zBB
zBB
iin
fLO
cos(ωLOt+φI(t))
sin(ωLOt+φQ(t))
Figure 3.13: Jitter in frequency agile filters.
Table 3.1 gives an overview on downconverted (D) and cancelled harmonics
(C). Although blockers at the harmonic frequencies are not converted into the
fundamental, they remain at their respective harmonic frequency and hence are
not rejected.
3.2.1 Phase Noise
Section 2.1.2 introduced the effects of phase noise in frequency conversion systems,
in particular for reciprocal mixing. Since the frequency agile filter technique
includes a mixer, the impact of jitter and phase noise on the signal SNR is
investigated using the circuit diagram shown in Figure 3.13. For simplicity,
sinusoidal multiplication instead of the filter switches has been considered.
Jitter in the system is accounted for using the time dependent variables ϕI(t)
for the inphase path and ϕQ(t) for the quadrature path, respectively. Although
the variables originate from a common synthesiser, the jitter is considered
uncorrelated for now. The input current iin = iˆin cos (ωRFt+ ϕ0) is mixed down
by the first mixer stage and the components around 2ωLO are filtered by the
baseband filter function zBB. Only the baseband components remain
vBB,I(t) =
iˆin
2
zBB cos (ωRFt+ ϕ0 − ωLOt− ϕI(t)) , (3.18)
vBB,Q(t) =
iˆin
2
zBB sin (ωRFt+ ϕ0 − ωLOt− ϕQ(t)) . (3.19)
As expected from mixer theory, the baseband components include the effect
of jitter. In the next step, the baseband signal is upconverted using exactly
the same mixer and hence jitter. In I- as well as Q-path, two mixing products
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remain on each path
vo,I(t) =
iˆin
4
zBB [cos (ωRFt+ ϕ0) + cos (ωRFt+ ϕ0 − 2ωLOt− 2ϕI(t))] , (3.20)
vo,Q(t) =
iˆin
4
zBB [cos (ωRFt+ ϕ0)− cos (ωRFt+ ϕ0 − 2ωLOt− 2ϕQ(t))] . (3.21)
The first is converted back to its originating frequency, whereas the second
component is shifted further towards negative frequencies. The last process step
is the addition of the I- and Q-path components. Besides the wanted component
vout(t) =
iˆin
2
zBB cos (ωRFt+ ϕ0) a second unwanted component originating from
jitter in the system arises. Using the assumption that jitter or the error angle,
respectively, is by far smaller than one (|ϕI(t)|, |ϕQ(t)| ≪ 1), the unwanted
component can be simplified
vout,jitter(t) ≈ iˆin
2
zBB (ϕI(t)− ϕQ(t)) sin (ωRFt+ ϕ0 − 2ωLOt) . (3.22)
ϕI(t) and ϕQ(t) are zero mean random processes. To gain better insight, the
autocorrelation RII(τ) = E {ϕI(t)ϕI(t+ τ)} and the respective power spectral
density RII(τ) ❝ sSII (f) is calculated. Since the deterministic sinusoidal
function transforms into frequency translation, the focus lies on the difference of
the jitter functions. Calling ϕI(t)− ϕQ(t) = ∆(t), its autocorrelation function
calculates
R∆∆(τ) = E {∆(t)∆(t+ τ)} = RII(τ) +RQQ(τ)− 2RIQ(τ), (3.23)
with the cross correlation function RIQ(τ). A Fourier transformation of equation
(3.23) reveals that the phase noise folds to the blocker frequency and hence
possibly decreases the SNR of the receiver. If the jitter on I- and Q paths are
fully uncorrelated, the cross correlation is zero and reciprocal mixing applies
with a factor of two to the N-Path filter concept.
In practical systems, the clock signals of I- and Q path are derived from
the same synthesiser. The synthesiser clock signal passes a divider circuit that
produces inphase and quadrature signals. The divider circuit can be treated
as an independent white noise jitter source for each of the paths. Figure 3.14
depicts a simple phase noise model based on [Kun06] for a simple oscillator
followed by a divider circuit.
The phase noise terms ϕI(t) and ϕQ(t) consist of a common noise part ϕn,sy
and a unique part in each branch. The unique parts ϕn,I and ϕn,Q originate
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Figure 3.14: Phase noise sources and divider.
from the respective divider stages and are uncorrelated. The common part ϕn,sy
is 90◦ phase shifted between the I- and Q paths. The power spectral density
then calculates to
S∆∆ (f) = 2
Sn,sy (f)
4
+ Sn,I (f) + Sn,Q (f)− 2Sn,sy (f)
4
ej
pi
2
fT
= Sn,I (f) + Sn,Q (f) + j · Sn,sy (f) · ej
pi
4
fT · sin
(
π
4
f
fLO
)
.(3.24)
Equation (3.24) predicts that the divider noise, because it is unique to each
path adds directly to the output and hence folds towards the blocker frequency.
Since the dividers are the same in practice, the noise powers add at the output
resulting in twice the noise power of a single divider. The common noise power
from the oscillator is highpass filtered by a sinusoidal function.
To prove equation (3.24), a Matlab® model has been implemented. According
to [Kun06] the oscillator PSD is proportional to 1/∆f2. To achieve a phase
noise level of −130 dBc/Hz at 3 MHz offset as required and shown in Figure
2.8, the oscillator phase noise level is set to −124 dBc/Hz at 3 MHz offset. The
divider phase noise level is assumed to be white gaussian with even distribution
with a PSD of −158 dBc/Hz.
Figure 3.15 shows the simulation results. The phase noise on each of the paths
is plotted as a blue line. It shows the wanted −130 dBc/Hz at 3 MHz offset and
the overlying white noise of the divider with −158dBc/Hz. The cross correlation
product power spectral density in red isolates the oscillator noise PSD. The
output PSD follows the predicted behaviour. For low frequency offsets, the PSD
is dominated by the sine-filtered oscillator noise. The remaining slope is reduced
to 10 dB/dek. For higher frequency offset the white noise dominates and as
predicted, its power is 3 dB higher than a single divider phase noise.
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3.3 Interference Cancellation
One of the many system concepts incorporating an N-Path filter, is the interfer-
ence cancellation concept introduced by [Chr+05] and evolved by [Wer+10b]
[Dar07b] [Dar07a] [Saf+07] [AG07].
The basic idea of interference cancellation is that the N-Path filter isolates and
subtracts the interferer from the input signal. One of the first published concepts
[AG07] was based on feedforward or blind cancellation technique. Figure 3.16(a)
shows the simplified working principle. Gain and phase have to match to achieve
good cancellation performance [AG07].
An alternative to feedforward is feedback interference cancellation [Wer+10b]
as shown in Figure 3.16(b). The blocker at the output of the signal is subtracted
at the input of the loop. The interference cancellation efficiency strongly depends
on the closed loop gain of the feedback loop [Wer+10b].
If the baseband filter has a lowpass characteristic as in [Saf+07], the local
oscillator is adjusted to the interferer frequency. This concept is feasible when the
interferer centre frequency is well-known, for instance when the interferer is the
own TX signal. Is the interferer frequency unknown the circuit implementation
gets more complex, since the interferer location has to be determined and an
additional frequency synthesiser is needed.
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(b) Feedback interference cancellation.
Figure 3.16: Interference cancellation concepts.
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If the baseband filter has a highpass characteristic as in [Wer+10b; AG07], the
local oscillator is adjusted to the wanted signal centre frequency. The highpass
filter removes the wanted signal and subtracts the result from the direct path,
or, in case of feedback interference cancellation, from the input signal.
In all concepts the most important noise contributor is the upconversion mixer.
At high blocker levels, reciprocal mixing increases the noise figure of the overall
system [Wer+10b]. To decrease the effect of reciprocal mixing noise, [Wer+10b]
uses a transconductance stage before the loop and a Q-enhanced LC-load as a
current summation load.
3.4 Frequency Agile Filter
Frequency agile filters are based on N-Path filters. They have become an own
group of filters, since the idea used here is that one of the input and output
parameters is a current whereas the other parameter is a voltage. The system
can be regarded as a frequency shifted impedance. In all systems seen so far,
see section 3.4.4 for examples, capacitors have been used as the fundamental
impedance.
The capacitor is an open at DC and a short at high frequencies. The high
impedance at DC is frequency translated to the wanted frequency band. At
higher frequency offsets the frequency translated capacitor impedance is low and
generates a short for out-of-band signals.
A big advantage of the frequency agile filter is the use of a single mixer per
path. No delay or mismatch occurs between two mixers of a single path, since
they are the same device. A clock duty cycle of T/4 is used in a two paths filter
concept.
3.4.1 Frequency Domain Analysis
The behaviour in the frequency domain was introduced for voltage transfer
functions in section 3.2. For frequency agile filters, [Mir+10] has found the
impedance as
Z(ω) = Rswitch +
2
π2
[ZBB(ω − ωLO) + ZBB(ω + ωLO)] . (3.25)
Equation (3.25) is only valid for sinusoidal excitation of the mixer. An
important parameter is included in equation (3.25), that does not have to be
considered in a voltage mode N-Path filter as introduced in section 3.2. The
switch on-resistance is modelled as a series connected component. It is not
of importance for inband signals, since the capacitor is an open anyway. For
out-of-band signals the capacitor is a short. In this case the series connected
resistor constitutes the lower limit for the out-of-band impedance.
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IRF(ω)
Rpar Cpar
Rswitch
ZBB(ω-ωLO)
Figure 3.17: Parasitics in conjunction with an ideal frequency translated
capacitor.
Similar to equation (3.25), the impedance at multiples of the LO frequency is
found and also frequency conversion impedances can be defined. In a first step,
the output voltage as a response to an input current is defined as
Vout(ω) = Rswitch +
1
2
∞∑
n=0
∞∑
m=0
anm ·
[ZBB (ω − (2n+ 1)ωLO) IRF,nm(ω, ωLO)+
+ZBB (ω + (2n+ 1)ωLO) IRF,nm(ω,−ωLO)] .(3.26)
In a second step, the corresponding m and n isolate the current and the
voltage respectively. The input current IRF,nm(ω, ωLO) is frequency shifted as
described in section 3.2. Two cases have to be considered, in order to find the
right components
IRF,nm(ω, ωLO) =
{
IRF,in (ω − 2(m+ n+ 1)ωLO) if (m+ n) even
IRF,in (ω + 2(m− n)ωLO) if (m+ n) odd
(3.27)
The parameter anm is defined as anm = sinc
(
π
4
(2n+ 1)
)
sinc
(
π
4
(2m+ 1)
)
.
External Parasitics Frequency agile filters are used in conjunction with other
circuitry in order to achieve the system level requirements. In the case of
incorporation within amplifier stages, external parasitic components like parallel
resistors and capacitors influence the filter performance. Figure 3.17 shows a
small signal diagram of an amplifier in parallel to an ideal frequency translated
capacitor.
The parallel capacitance can be regarded as a maximum limit of the circuit
impedance. If the parallel capacitor Cpar and the switch resistance Rswitch are
47
3 System Concepts
neglected, the impedance can be calculated as1
Z(ω) =
Rpar
1 + j(ω − ωLO)RparCBB . (3.28)
Equation (3.28) shows two poles equally centred around ωLO and hence has
bandpass character. The pole positions are defined by
ω = ωLO ± 1
RparCBB
= ωLO ± ωBP . (3.29)
The 3 dB-bandwidth of the circuit is determined by the difference of the two
poles to be 2ωBP = 2/(RparCBB). The filter curve is a simple first order filter
function shifted from ω = 0 to the new centre frequency around ωLO.
If the parasitic capacitor Cpar is considered, equation (3.28) changes to
Z(ω) =
Rpar
1 + jωRparCpar + j(ω − ωLO)RparCBB . (3.30)
Equation (3.30) reveals two equally centred and frequency shifted poles. In
contrast to equation (3.28), a frequency shift to lower frequencies is experienced,
making the bandpass function asymmetric around the LO-frequency
ω = ωLO
CBB
CBB + Cpar
± 1
Rpar(CBB + Cpar)
. (3.31)
The impedance of the ideal bandpass shows a maximum impedance of Rpar
around the LO-frequency. In (3.30) only the influence of capacitor CBB disappears
around ωLO. The capacitor Cpar parallel to Rpar forms a lowpass and superposes
the bandpass characteristic. This behaviour is proven by simulation results
presented in Figure 3.18.
The results in Figure 3.18 have been obtained using single ended 10 pF
capacitors and a switch on-resistance of 100 Ω without the use of a parallel
resistor Rpar. Even for small values for Cpar the centre frequency undergoes a
significant frequency shift towards lower frequencies. Along with the frequency
shift, the centre frequency impedance is attenuated.
Non-ideal circuits In section 2.1.2 the linearity of amplifiers was discussed.
Due to third order non-linearity, large nearby blockers ωLO + ωblocker cause
components at 3ωLO+3ωblocker. After harmonic downconversion this third order
component is mixed down to ωLO − 3ωblocker.
1The impedance is calculated using the positive frequency axis, only. A second fraction
has to be accounted for on the negative frequency axis, replacing the term ω − ωLO by
ω + ωLO.
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Figure 3.18: Centre frequency shift caused by a parallel capacitor.
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Figure 3.19: Relation between wanted signal, blocker signal, IQ-mismatch replica
and downconverted third order non-linearity.
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Figure 3.20: Filter voltage and current.
A second issue is the IQ-mismatch introduced in section 3.2. A blocker at
ωLO + ωblocker generates a replica at ωLO − ωblocker due to matching problems
in the filter path or due to phase shift between the clock signals. Both effects
cause results in components near the wanted signal, that detoriate the wanted
signal itself. Figure 3.19 shows the location of all components and their relation.
3.4.2 Time Domain Analysis
Simulations show that, although the frequency domain model of the filter predicts
infinite impedance, a significant current flows when a frequency agile filter is fed
with a sine at the filter LO frequency. This effect is shown in Figure 3.20.
To understand why the impedance at the centre frequency is not ideal infinity,
the time domain differential equation of a switched capacitor circuit has to be
solved. Figure 3.21 shows a switched capacitor circuit including switch losses.
The switch is switched-on at the time t0. The differential equation
vin(t) = vC(t) +RswitchC · d
dt
vC(t) (3.32)
has to be solved. For a sinusoidal input voltage vin(t) = vˆ0 cos (ω0t+ ϕ0) the
solution
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t=t0 Rswitch
C
v0·cos(ω0t+φ0)
Figure 3.21: Switched capacitor.
vC(t) =
vˆ0
1 + ω20τ
2
{
M(ω0, t, ϕ0)−M(ω0, t0, ϕ0)e−
t−t0
τ
}
+vC(t0)e
− t−t0
τ , (3.33)
M(ω0, t, ϕ0) = cos (ω0t+ ϕ0) + ω0τ sin (ω0t+ ϕ0) , (3.34)
τ = RswitchC , (3.35)
has been found.
The voltage vC(t) is deterministic but not simple to express, since in general
an integer multiple of the LO frequency and the incoming signal frequency has
to be found as a common period. Within this period, the capacitor voltage
changes in discrete timeframes. This makes the analysis the of capacitor voltage
cumbersome.
For inband signals, the period of the cosine input signal and the clock cycle is
the same. The periodicity causes the voltages at instant vC(t0) and vC(t1) to
be the same. In that case, the capacitor voltage vC(t0) can be calculated as a
function of the duty cycle t1 − t0 and τ
vC(t0) = vˆ0
M(ω0, t1, ϕ0)−M(ω0, t0, ϕ0)e−
t1−t0
τ
1− e− t1−t0τ
. (3.36)
An important observation is a strong dependency upon the variable τ . With
respect to the angular frequency ωLO, observations for two cases of τ have been
made:
• ωLOτ ≤ 0.1:
In this case, the capacitor voltage follows the input voltage, as can be
seen in Figure 3.22 for different values. The circuit acts as an open.
Unfortunately, it is an open for every frequency and the selectivity is low.
A frequency agile filter does not operate properly in this region.
• ωLOτ > 0.1:
With increasing value of ωLOτ , the capacitor voltage is less influenced
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by the input signal. The circuit starts to act like an impedance. For
circuit design a value of ωLOτ ≈ 1 undergoes a tradeoff with a far-off filter
selectivity. A value of ωLOτ ≈ 1 is recommended for proper functionality.
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Figure 3.22: Capacitor voltage in a T/4 duty cycle as a function of ωτ .
Generally known from simple filter design is the strong correlation of a time
constant and the filter bandwidth. If τ = RswitchC = ω
−1
3dB is regarded as the
bandwidth of a filter, an important constraint for the filter design is found as
ωLO >
0.1
τ
= 0.1 · ω3dB . (3.37)
Equation (3.37) implies that the bandwidth has to be much smaller than the
centre frequency of the filter.
Inband signal When the frequency of the input signal and the LO frequency
are the same, then the capacitor voltage can be calculated using equation 3.36.
Depending on τ , the voltage change over time is smaller than the input voltage
magnitude. In that case, the capacitor voltage vC(t) can be regarded as a
constant over time. Figure 3.23(a) shows the equivalent circuit allowing for
determination of the circuit behaviour.
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t=t0 Rswitch
v0·cos(ω0t+φ0)
vC(t0)
(a) Equivalent circuit for inband
signals.
t=t0 Rswitch
v0·cos(ω0t+φ0)
(b) Equivalent circuit for signals
at large frequency offsets.
Figure 3.23: Equivalent circuits for determination of circuit behaviour.
Using the equivalent circuit, capacitor voltage vC(t0) can be determined as
the simpler function
vC(t0) = v0sinc
(
π
t1 − t0
T
)
cos
(
ω0t0 + ϕ0 + π
t1 − t0
T
)
. (3.38)
More important than capacitor voltage vC(t0) is the input current iR(t) =
(vin(t0)−vC(t))/R. Since the capacitor voltage is considered constant, a Fourier
transform of the current can simply be found. Periodicity is achieved by folding
the current with an appropriate comb function in the time domain. The comb
function translates to another comb function in the Fourier domain, with the
difference of multiplication instead of folding. To account for I as well as Q
paths, the multiplication has to be carried out twice using 90◦ phase shifted
comb functions. The two paths can be handled fully independently, since each of
the paths is exclusively connected to the input signal for the duty cycle. Isolation
of the fundamental frequency components and superposition of the two currents
makes calculation of the impedance at ωLO possible [Kae+12]
Zmax =
Vin(ω)
IR(ω)
=
Rswitch [δ(ω − ωLO) + δ(ω + ωLO)]
4 t1−t0
T
(
1− sinc2
(
π t1−t0
T
)) . (3.39)
According to equation (3.39), the inband impedance is limited by the duty cycle
of the clock signal. The inverse proportionality to t1− t0 and the dependency on
the sinc function determine the maximum impedance limit. In the circuit design
phase, this maximum impedance has to be considered as a parallel resistor.
Out-of-band signal For out-of-band signals, the impedance of the capacitor
is low and can be replaced by a short as shown in Figure 3.23(b). Within the
duty cycle of the clock signal, the input impedance of the filter is the switch
on-resistance.
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filter as a function of the duty cycle.
Zmin =
Vin(ω)
IR(ω)
=
Rswitch
4 t1−t0
T
. (3.40)
From equation (3.39) and (3.40) a maximum achievable selectivity can be
calculated that is a function of the window function, i.e. the duty cycle, only
[Kae+12].
Zmax
Zmin
=
1
1− sinc2
(
π t1−t0
T
) . (3.41)
Maximum and minimum impedance along with the respective selectivity for
the two path filter as a function of decreasing duty cycle duration T/k is plotted
in Figure 3.24. Maximum and minimum impedance rise with frequency with a
higher slope for the maximum impedance. The selectivity curve represents the
maximum selectivity achievable by a two paths filter with a duty cycle T/k.
Duty-Cycle For N-path filters, the duty cycle of the clock signal is very im-
portant. If an overlap of the clock high level between the paths occurs, the
capacitors are connected during this overlap time via the two switches, and a
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Figure 3.25: Effects of CLK signal overlap. CLK period is 1.33 ns.
charge equalisation process between the capacitors is initiated [Mir+10]. To
avoid this, the duty cycle of the clock signals has to obey the equation
2 ·N · Tduty cycle ≤ TLO , (3.42)
where N denotes the number of paths in the filter.
A simulation with overlapping clock cycles has been performed. A two path
filter with ideal switches having 100 Ω switch on-resistance and 10 pF capacitors
have been used. The clock duty cycle of T/4 at 750 MHz has been extended in
steps by 3 ps up to 30 ps.
Figure 3.25 shows the result of duty cycle overlap. Although the duty cycle
extension is only 1% to 10%, a significant change in the input impedance is
observed. Inband impedance shows the largest change, but also the out-of band
impedance changes significantly.
Clock rise time The influence of the clock rise time when no overlap between
the phases occurs can be explained using the plot in Figure 3.24. An increasing
rise time is equivalent to a decreasing duty-cycle. With decreasing duty cycle
the impedance of the filter increases. A problem could arise when the rise time
is decreased in a manner that jitter and hence the phase noise increases.
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Rswitch
j(ω-ωLO)   Cπ² 2Rparvin
Figure 3.26: Equivalent small signal circuit of the frequency agile filter.
Bandwidth The bandwidth of the filter is determined using the equivalent
circuit diagram drawn in Figure 3.26 for the positive frequency range. In parallel
to the capacitor is a resistor, which has to be considered during circuit design.
This parallel resistor value is calculated by Rpar = Zmax −Rswitch.
The bandwidth of the filter is B =
(
πRpar(π
2
/2) C
)−1
where C is the designed
capacity value. The parallel resistor Rpar dictates the minimum 3 dB bandwidth
of the filter. In Figure 3.24, the maximum impedance of the filter as a function
of the duty cycle is plotted. It shows an increasing maximum impedance with
decreasing duty cycle. Along with the increasing maximum impedance the
bandwidth of the filter decreases.
3.4.3 Frequency Agile Filters with more than two paths
An important class of N-path frequency agile filters maximally extends the rule
defined in equation 3.42. The duty cycle of each clock signal is exactly
Tduty cycle =
TLO
2 ·N . (3.43)
The popularity of this class originates in the availability of appropriate clock
generators. The synthesiser output signal is divided by logic circuits to generate
the necessary phase shifted clock signals.
The maximum impedance is limited to
Zmax =
Rswitch
1− sinc2
(
π
2N
) [δ(ω − ωLO) + δ(ω + ωLO)] . (3.44)
The difference compared to equation (3.39) is found in the relation of the duty-
cycle to period of the clock. Since per definition at all time exactly one of the
paths is connected to the input signal, the maximum impedance decreases. This
also holds true for the out-of-band impedance of the circuit which is limited by
the switch on-resistance Rswitch. In combination with the maximum impedance
from equation (3.44), the selectivity is limited to the same value as calculated
for the two path concept equation (3.41).
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The bandwidth of a two paths concept compared to an N-path concept with
the same duty cycle does not change. The reason for this is the change in
parallel resistance as well as capacitance. Proportional to the number of paths
the maximum impedance decreases. At the same time, the capacitance changes
by the same factor
CRF = N
π2
4
CBB . (3.45)
The additional complexity of the circuit is outweighted by the avoidance of
harmonic downconversion as introduced in section 3.2. Table 3.1 gives insight
into the conversion mechanism and helps in the selection of the necessary number
of paths.
In the design phase, the duty cycle is chosen according to the required selectivity
from Figure 3.24. The number of paths can be chosen according to the harmonic
rejection concept. The maximum and minimum impedances are determined
by the external circuitry. At the end, the size of the unit cell capacitor from
equation (3.45), which has to be implemented in each path, can be selected from
the bandwidth requirements.
Complexity is the most important drawback of multiple paths. To achieve the
same bandwidth using an N-path filter defined here as with a two paths concept,
the area occupation rises with the number of paths. In a four paths concept,
four capacitors of the same size as in the two paths concept are needed. For
integrated circuits, this results in the doubling of the chip area. Along with the
number of capacitors increases the number of switches and clock signals. The
generation of T/8 duty cycle clock signals is by far more complex and power
consuming than the generation of T/4 duty cycle signals. The reason for this lies
in the higher number of switch cycles. In digital circuits the power consumption
is mainly dependent on the frequency of the charge cycles. It is also proportional
to the number of parallel circuits. That’s why the current consumption rises
with the number of paths and the steepness of the slope, since a smaller duty
cycle necessitates a higher clock frequency.
3.4.4 Implementations
[Mir+10] published the receiver concept shown in Figure 3.27(a). In this concept
the mixer not only works as a downconversion mixer. It also translates the buffer
input impedance into the rf-domain, improving the selectivity of the receiver.
The receiver achieves 42 dB inband gain with a selectivity of approximately 7 dB
at 40MHz frequency offset. The overall noise figure is as low as 3 dB. The same
authors published a similar approach in [Mir+09].
In [Mir+11] the authors published a complex-valued eight-phase IF filter.
Eight capacitors are switched phase-dependently towards the correct I or Q path
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(a) N-Path receiver [Mir+10].
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[EO+04].
Figure 3.27: Receiver and second order filter.
using 32 switches. The concept achieves a selectivity of 43 dB at 40 MHz offset
frequency using the IF filter only.
Shown in Figure 3.27(b) is a second order frequency agile filter [EO+04].
The second order function is achieved using an inductor L [EO+04]. The
promising simulation results of > 25 dB selectivity could not be approved in the
measurements. The selectivity was reduced to 12 − 18 dB with a noise figure
between 1 dB and 4 dB. The 1 dB compression point is as low as −9 dBm. In
[EO+07] the same authors published an improved design of the filter with a
selectivity of 29 dB omitting the inductor.
A frequency agile bandpass filter shown in Figure 3.28(a) has been published by
[Gha+11]. The filter was implemented in parallel to the LNA input providing the
filter function as well as input matching in the wanted band. The author reports
proper matching of −10 dB from 100MHz up to 1GHz. The inband attenuation
reported is 2 dB achieving a selectivity of 16 dB. The 1 dB compression point is
as high as 2 dBm.
Figure 3.28(b) shows an RF notch filter for blocker suppression [Gha+12].
Since the capacitors form an open at the LO centre frequency and a short at
frequency offsets, the centre frequency can be shifted towards the largest blocker.
The author reports a tuning range of 100MHz up to 1.2GHz. The offset towards
the blocker centre frequency is limited due to matching issues to 94 MHz. A
rejection of 18 dB is achieved in a 6 MHz band. The insertion loss of 1.4 dB up
to 2.5 dB causes a noise figure in the same extent. The linearity in terms of 1 dB
compression point is as high as 2 dBm. Due to the eight path concept, harmonic
downconversion is avoided. [Gha+12] also reports a differential version of the
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(b) Eight paths notch filter [Gha+12].
Figure 3.28: N-Path filter implementations.
filter, omitting filter replica at even order harmonics.
3.5 TX Leakage Filtering
To reduce the off-chip filter requirements and on-chip linearity requirements, the
TX leakage can be reduced by an on-chip notch filter. Several techniques have
been developed to reduce the power of TX leakage signals.
[Vaz+10] proposed the circuit concept shown in figure 3.29. Behind a highly
linear LNA with LC load, a filter based on the frequency agile filter concept
has been used to suppress the TX signal. The mixer is driven by the TX clock,
which is available since the transmitter is active and transmits data.
The baseband load of the frequency agile filter is an operational amplifier with
resistive feedback. The input impedance is dominated by the feedback resistor.
Due to the miller effect, the impedance of the resistor is decreased by the open
loop gain of the operational amplifier [Vaz+10]
Zin =
Rf
1 +AOL(ω)
. (3.46)
Because the bandwidth of the amplifier in feedback is limited, the open loop
amplifier gain decreases and the input impedance increases. Around the TX
frequency the input impedance is low, resulting in a short for the own TX. At
high frequency offsets, i.e. in the receive band, the input impedance is high and
the wanted signal can pass the amplifier. [Vaz+10] reports a selectivity of 9.1 dB.
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Figure 3.29: Synthetic Notch.
Resistors R1 and R2 reduce the influence of the capacitive input impedance of
the operational amplifier at high frequency offsets, for which this capacitance
would act as a short.
[Bor+11] shows a concept using a smart combination of series and parallel
resonances of a complex LC tank. The circuit using a tunable capacitor in series
with a parallel LC tank is shown in Figure 3.30.
The circuit behaviour over frequency is dominated by two resonances [Bor+09].
The parallel capacitor and the inductor participate in the parallel resonance,
which forms an open at the circuit input. All three components are involved into
the series resonance, which forms a short at the input. Since the capacitance
at series resonance is inherently higher, the series resonance resides at lower
frequencies.
fp =
1
2π
√
L · Cp
, (3.47)
fs =
1
2π
√
L (Cs + Cp)
. (3.48)
The parallel resonance is tuned to reside in the receive band, whereas the
series impedance is used to filter the transmit band. The low frequency offset
between the transmit and receive band limits the achievable selectivity. Due to
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Figure 3.30: Notch Filter LNA.
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the low quality factor of the LC-tank, a Q-enhancement circuit has been used.
The Q-enhancement reduces the loss and improves the linearity of the circuit. A
minimum selectivity of 12.9 dB has been reported for a 3 MHz bandwidth signal
[Bor+11].
[Apa+05] proposed a system where the TX signal is the filter input signal. A
matched copy of the transmit signal is generated using a weighting on the filter
input signal. The weights are continuously adapted using an LMS algorithm,
until the TX leakage is cancelled. The matched copy is then subtracted from
the LNA input signal [Apa+05].
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In this chapter, the implementation of the sub-GHz cognitive radio receiver is
explained. Starting from the receiver topology, a level plan is deduced that
complies with the requirements from the LTE specifications. The performance
requirements for each circuit block is derived and the focus passes over to the
circuit implementation. The implementation of each circuit block including the
most important performance metrics are explained.
4.1 Homodyne Receiver Concept
The classical homodyne receiver concept for FDD operation is shown in Fig-
ure 4.1(a). A duplexer separates the receive band from the transmit band.
The receive signal passes an external off-chip low-noise amplifier to reduce the
influence of the external SAW filter on the noise figure of the system. The
first on-chip block is an LNA, followed by a downconversion mixer. The mixer
incorporates the first pole of the baseband filter. The baseband filter rejects
large signal blockers and constitutes the anti-aliasing filter for the analogue to
digital converter.
The additional SAW filter is used to suppress the transmit leakage signal and
to decrease the linearity requirements of the receiver. The SAW filter and the
duplexer limit the bandwidth so that for each receive band separate off-chip
components are necessary.
The wideband direct conversion receiver line-up shown in Figure 4.1(b) copes
with the bandwidth limitation problem. A circulator connects the transmitter to
the antenna and the antenna to the receiver input port. The circulator transports
signals between two ports in the direction of the arrow. In the opposite direction
of the arrow the circulator behaves like an open.
The antenna impedance is strongly dependent on environmental usage con-
ditions [RT08], e.g. it can be partly covered by the user’s hand. Even if an
ideal isolation between the transmit and receive path of the duplexer is feasible
the transmitter output signal is reflected at the antenna port, travels back to
the circulator and is directed to the receiver input. To reduce reflections at
the antenna port the antenna is connected via an antenna tuner [RT08]. If
a maximum output power signal of 23 dBm [3GP11] is emitted by the power
amplifier and the maximum tolerable blocker power at the receiver input is as
low as −15 dBm, the antenna reflection has to be at least in the order of 40 dB
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Figure 4.1: Direct conversion receiver line-up.
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[HW11]. In state-of-the-art receivers the typical reflection coefficient of 15 dB
strongly varies down to a value of 4 dB [RT08].
The LNA is the first active block of the receive chain. LNA performance
in terms of linearity, gain and noise figure dominate the performance of the
whole receiver. To reduce the linearity requirements of the succeeding blocks
a frequency agile filter is incorporated into the LNA. Implications of harmonic
downconversion are reduced by a four path filter using eight clock phases.
The mixer, baseband filter and ADC follow the same principle as in the system
of Figure 4.1(a). The mixer uses a harmonic reject structure to reduce harmonic
downconversion. This can be achieved by better approximation of a sine function
than a pure rectangular wave.
To generate the clock signals for the frequency agile filter and the mixer a
clock generator is needed to divide the clock from 8fLO down. To allow for
500 MHz to 900 MHz operation, a synthesiser for the frequency range between
4 GHz and 7.2 GHz has to be implemented.
The whole receiver is preceded by a lowpass filter, offering wideband operation
from 500 MHz up to 900 MHz. The lowpass filter reduces the influence of
harmonic downconversion. In the case that the centre frequency is as low as
500MHz the third order harmonic at 1.5GHz is downconverted by the subsequent
frequency agile filter and the mixer. A −15 dBm blocker may reside at this
frequency offset [3GP11]. A wanted signal of −106.2 dBm with additional 6 dB
CSV results in a wanted signal power of −100.2 dBm. To avoid blocking due to
harmonic downconversion, a harmonic rejection in the order of 90dB is necessary.
A Chebychev lowpass filter with 0.5 dB inband ripple of 12th order is needed to
achieve the necessary selectivity. If the system harmonic rejection is in the order
of 60 dB, the order of the same filter prototype is reduced to five.
The LTE specification [3GP11] defines the spurious response frequencies for
the case that out-of-band blocking requirements can not be met. In that case for
each assigned channel −44 dBm blockers are allowed at max (24, 6 · ⌈NRB/6⌉)
frequencies. The blocker frequency is stepped in a 1 MHz raster. The harmonic
rejection requirement reduces to approximately 60 dB, defining the ultimate goal
for the design of the system.
4.1.1 Level Plan
Figure 4.2 shows the level plan for the system structure depicted in Figure 4.1(b).
The system budget targets the new E-UTRA band 20 with a bandwidth set to
5 MHz. The downlink band is at 791− 821 MHz and the matching uplink band
is at 832− 862 MHz resulting in a duplex distance of 41 MHz.
In section ’Block Parameters’, the performance of all blocks is clearly arranged.
In the next section, the cascaded parameters of the whole chain are calculated.
The overall values are marked in yellow. An overall voltage gain of 50 dB is
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targeted with an overall NF of 6 dB. With 4 dB, the major noise contributor is
the LNA. Although the NF in the simulations are lower, measurements of former
LNA solutions resulted in 0.5 dB higher values than expected. The frequency
agile filter decreases the inband gain, thereby reducing the gain of the chain.
Along with the decreasing block gain, the influence of noise contributors in the
succeeding stages will rise. This will also increase the overall noise figure.
Another point to mention is the influence of parasitic capacitors. As derived
in section 3.4.1, parasitic parallel capacitors shift the centre frequency towards
lower frequencies. The filter bandwidth has to adapt to this change. This also
means a decreased selectivity towards lower frequencies, which can hardly be
considered in the level plan 4.2. Parasitic capacitors in the RF domain decrease
the amplifier gain over frequency. As a result, the noise figure rises approximately
by the lost amount of LNA gain.
Section ’System Parameters’ of the level plan in Figure 4.2 contains all impor-
tant additional information for the testcases defined in [3GP11]. In the case of
modulated blockers, the distance towards the nearest band corner is considered
as the offset frequency. This offset frequency is taken as a worst case for the
calculation of the inband phase noise level and filter selectivity. The worst case
values have been considered constant in the whole receive band.
In the last section of the level plan, a calculation of the dominating performance
measure is shown. For the majority of the tests the SNR of the receiver is the
determining factor. As mentioned in Chapter 1 a minimum SNR of −1 dB has
to be achieved. If an additional 2 dB implementation margin is considered the
minimum SNR should be +1 dB.
For testcases with high power levels, e.g. the out-of-band blocking test case 3
with −15 dBm, desensitisation can be a serious problem. In these cases, linearity
in terms of gain compression has been used as decisive parameter.
All tests include phase noise and linearity calculation. The own transmit signal
has not been considered in all calculations. The ’Narrowband Blocker’ testcase is
an exception from that rule. A continuous wave blocker near the wanted signal
and a modulated blocker at the duplex distance have been considered. The most
important effect arises from crossmodulation as described in section 2.1.2.
The test results show a performance according to the specification for all
tests except for high power tests. For high power levels, gain steps have to
be included into the amplifiers. Variation of the Biquad gain is simple, see
also section 4.4, so that gain steps of 0 dB, 6 dB, 9 dB and 12 dB have been
implemented. Unfortunately, this is not sufficient. Because a gain variation due
to matching issues in the implemented mixer should be avoided, gain steps in
the LNA have to be considered.
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4.1.2 Transmitter Requirements
In the system according to Figure 4.1(b) the maximum transmit power of
+23 dBm needs to be suppressed at the input of the LNA by approximately
40 dB. The level plan reveals that a −15 dBm blocker could be a problem in
terms of linearity. Calculations and the level plan show that the requirements for
TX leakage suppression of circulator and antenna mismatch has to be increased
to 45 dB to be on the safe side.
Another problem is TX phase noise. In order to avoid SNR degradation,
the noise level at the receiver input should be 10 dB below the noise floor of
−174 dBm/Hz plus the noise figure of the receiver, which is typically 6 dB.
Relative to the transmit power of 19 dBm defined in the testcases, the phase
noise level has to be as low as [HW11]
L(∆f) = −174 dBm/Hz + 6 dB− 10 dB− 19 dBm = −197 dBc/Hz . (4.1)
Due to this high phase noise requirement, transmitters in FDD systems need
external SAW filters. Nevertheless, [Jon+07] has shown an improved phase-noise
behaviour of −163 dBc/Hz by optimisation of the TX modulator. For the time
being, while circulator and antenna tuner are not available yet, the system will
be used in half-duplex FDD or in TDD mode.
4.2 Low Noise Amplifier
A Low Noise Amplifier (LNA) constitutes the first building block of a receiver
chain, hence dictating the overall system performance. To decrease the per-
formance parameters of the succeeding blocks, the LNA has been chosen to
incorporate the RF filter function. In a first step, a hardware demonstrator of
a common source LNA has been fabricated to demonstrate the feasibility of
the concept. Experience in the design of the frequency agile filter concept was
gained and influencing factors have been isolated.
Based on the experiences from the common source LNA, an improved second
design in a common gate topology has been realised. The latter approach was
used in the frequency agile receiver concept.
4.2.1 Common Source LNA
Source Degenerated Common Source The most common LNA topology is the
source degenerated common source [SL97] concept, due to its scalability, very
low noise figure, high gain potential and high linearity. Figure 4.3 shows the
concept on the left side and a small signal representation on the right side.
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Figure 4.3: Source degenerated common source amplifier.
Very low noise operation can be traced back to the use of a source inductor
LS. It’s main use is to achieve a good matching performance at the LNA input.
The source node is a current summation point for transistor M1, source inductor
LS and gate-source capacitance CGS. In order to simplify the equations, the
high gate-source resistance in parallel is neglected. The input impedance is
strongly influenced by the unity current gain frequency ωT = gm/CGS, consisting
of transconductance gm and the gate-source capacitance CGS of the transistor
[SL97].
Zin =
gmLS
CGS
+
1
sCGS
+ s (LS + LG) (4.2)
Equation (4.2) shows a real part for the input impedance, influenced by
the values for the unity current gain frequency and source inductor LS. In
combination with the gate inductor LG, the resonant frequency of the LC input
network determines the band centre frequency. The matching bandwidth of the
network is mainly influenced by its quality factor Q. The higher the quality
factor, the lower the matching bandwidth is [Lee03].
At resonant frequency, the CGS capacitor voltage vGS rises proportional to
the quality factor of the LC-Tank. Due to this voltage rise, often referred to
as passive voltage gain, the effective transconductance of the amplifier circuit
increases.
Gm = gmQ (4.3)
Along with the rising gain decreases the noise factor F . Due to the passive
voltage gain, the amount of input referred noise voltage decreases by the voltage
gain of the input matching network. [SL97] show that, including the main
contributors only, noise factor in a first estimation is proportional to
FCS ≈ 1 + γgd0RS
(
ω0
ωT
)2
. (4.4)
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In equation (4.4), RS is the source impedance of the preceding block. γ is
the coefficient of the channel thermal noise [Abi86] and varies between 2/3 for
long-channel devices and can be larger than 2 for short channel devices [Raz00].
Noise factor strongly depends on gd0, the drain source conductance at zero vDS.
gd0 can be reduced by decreasing the width of the MOSFET. The gate-source
capacitance decreases proportionally to the width. To maintain the resonance
frequency, the gate inductance LG has to be increased, increasing also the quality
factor of the matching network. As a result, the passive gain rises and the noise
figure decreases [SL97].
Along with the rising quality factor, the gain increases due to an increase in
the gate-source voltage vGS, driving the transistor into saturation at lower input
powers. Decreasing linearity can only be compensated by reducing the quality
factor or increasing the gate-source bias voltage. Usually, these factors are
proportional to the transistor current. In RF-circuits a passive parallel LC-tank
is an appropriate load, allowing for high gain and additional selectivity. Inductor
and capacitor ideally are noiseless components. Non-ideal devices contribute
noise depending on their quality factor. The overall quality factor at resonance
determines the amplifier gain.
The input capacitance is also a question of the gate-drain capacitance and
Miller-effect. Unwanted capacitance increase in simplest case is eliminated by
the use of cascode devices. A cascode device is also used in common source
LNAs to suppress feedthrough currents connecting the load inductor with the
LNA input. Gate-drain capacitances may also influence amplifier stability and
the circuit tends towards oscillations.
In sub-GHz range, inductor values need to be in the range of 10 nH and above
to gain a reasonable performance. Inductor quality factors in this frequency range
go down to 6 around 500MHz, calculating to an equivalent parallel resistance as
low as 200 Ω. To achieve an amplifier gain of 10 or 20 dB a transconductance
Gm of 50 mS would be required. With respect to the explanations above, this
would require a very high current, especially, if the amplifier is differential.
Shunt Feedback LNA In a shunt feedback configuration, a passive component
is connected from the LNA output, that is the drain of the transistor, to the LNA
input, that is the gate of the transistor. Figure 4.4 shows the circuit diagram and
the small signal diagram of the circuit. Two implementations of shunt feedback
amplifiers are usual. The first is the use of a resistive feedback, the second is the
use of a capacitive feedback.
Both implementations use Miller-effect to improve the performance of the
circuit. The amplifier gain in case of a common source amplifier isAv = −gmRload.
The current through the impedance Zfb is determined by its voltage drop, hence
vGS and AvvGS. As a result, the input impedance is
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Figure 4.4: Shunt feedback common source concept.
Zin =
Zfb
1−A(s) ‖
1
sCGS
. (4.5)
Equation (4.5) shows, that a resistor value Zfb = Rfb is decreased by the gain
of the amplifier. For low frequencies, gate-inductor LG can be omitted. For
high frequencies, gate-inductor LG can be connected in series or in parallel to
improve matching. As explained in the previous section, a series LC-tank can
cause passive voltage gain, decreasing the noise figure of the amplifier. If the
gain A(Φ) = A0e
jΦ experiences a phase shift [Lee03], the current through the
feedback resistor experiences a phase shift, too. The conclusion is that proper
wideband matching is achieved when the amplifier gain remains real in the
receive band.
If the low noise amplifier load is resistive, a purely real load at high frequencies
can not be guaranteed. The solution to this problem is a capacitive feedback load.
From equation (4.5) it can be seen that the value of the capacitance is increased
by the amplifier gain. If the gain experiences a phase shift A(Φ) = A0e
jΦ, the
input conductance can be expressed as [Lee03]
Yin = jωCfb (1 +A0 cosΦ) + ωCfbA0 sinΦ , (4.6)
with a real part proportional to the angle Φ. The resistor load and its capacitive
parasitic are used to generate the phase shift needed. If the amplifier output
pole is considered, the amplifier gain is
Av =
A0
1 +
s
pload
. (4.7)
Since the amplifier experiences considerable decreasing gain and phase change
around the pole pload, the input impedance varies strongly with frequency. Using
a gate inductor, gain losses can be accounted for, extending the operating
frequency towards higher frequencies.
According to [AN07], the noise figure is similar to the source degeneration
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Figure 4.5: Common Source LNA.
concept noise figure
FSF ≈ 1 + γgd0RS
(
ω0
ωt
)2
, (4.8)
but neglects the effect of passive gain and input matching components. Linearity
is limited by the Gate-Source voltage of the operation point, the transistor
threshold voltage and the linearity of the transistor current with respect to the
Gate-Source voltage ID(VGS). The advantage of the shunt feedback concept lies
in the area occupation. All on-chip coils are omitted, reducing the overall chip
area budget. A shunt feedback LNA can probably be small enough to fit under
a single pad.
Realised Common Source LNA An inductively degenerated LNA [SL97] is the
basic building block of the circuit [Kae+11] in Figure 4.5. A cascode stage is
used to incorporate the frequency selective circuit. Inside the filter bandwidth,
the filter block behaves like an open, passing the wanted signal. It behaves like a
short outside the filter bandwidth, rejecting unwanted interferers. The cascode
is chosen as the right position of the filter, since the effects of LO-feedthrough is
significantly reduced compared to a solution with the filter at the gate input.
Feedthrough increases the LNAs noise figure and causes unwanted spurious
emissions. Last but not least, the voltage swing at the output node is higher
than the cascode node voltage swing. Placing the frequency selective circuit at
the cascode node simplifies the on/off signalling for the mixer switches.
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The input transistors are designed to handle large input voltages. In the
design stage, the LNA without cascode stage was designed for highest linearity.
Since a filter is incorporated into the cascode node, the linearity of the cascode is
of less importance. The filter is used to suppress large out-of-band blockers and
the overall performance remains unharmed. The cascode transistors have been
designed to minimize the capacitive influence for the filter (see also Section 3.4.1).
As the performance of inductors and LC-filters is very poor at frequencies
below 1 GHz, the LC-load of the standard LNA has been replaced by resistors.
The linearity of the circuit will be severely affected by this change, since resistors
allow for far less voltage swing at the LNA output.
The source inductor is chosen to increase the linearity of the circuit, hence
matching of the 100 Ω differential input real part cannot be achieved. Therefore,
the inductively degenerated LNA has been extended by the shunt feedback
principle [Kru08]. The use of shunt feedback capacitors Cfb for better and more
broadband matching introduces stability issues if combined with a load inductor.
A load inductor and a shunt feedback capacitor combined with an active device
can become unstable and would provide a basis for common mode oscillations.
This is another reason for the use of load resistors. Using a shunt capacitor for
matching instead of a resistor is beneficial with respect to the noise figure of
the LNA. Since the bandwidth of the LNA is limited, the phase of the output
signal is not 180◦ and a resistor feedback would cause out-of-phase currents at
the input.
Source degeneration as well as shunt feedback principle have the potential to
achieve a low noise figure based on a passive gain in their impedance matching
networks. To keep the linearity high, a compromise between linearity and noise
figure has to be made. The combination of inductive degeneration and shunt
feedback allows a better broadband match, which is essential for single LNA
wideband operation.
Figure 4.6 shows the two-path frequency agile filter circuit incorporated into
the common source LNA. A total capacitance of 230 pF has been integrated on
chip to facilitate the required filter functionality.
Each of the 115 pF capacitors is made up of eight 14.4 pF sandwich capacitors.
The topmost of the sandwich device is a MIM (Metal Insulator Metal) capacitor.
On the lowest level, MOS capacitors based on n-channel varactors and p-channel
transistors have been used. Their high capacity density adds a large proportion
to the total capacitance value. Between the MIM capacitor and the MOS
capacitors, all available metal layers have been filled with metal lines. These
minimum width lines are arranged in alternating order from each of the two pins
of the capacitor.
The drawback in the use of MOS capacitors is the non-linear capacitance
change over the gate-source voltage [TM10]. This non-linear capacitance change
is unintended and has been compensated by the use of n-channel as well as
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Figure 4.6: N-Path filter incorporated into the CS-LNA.
p-channel devices. The capacitance change of the two devices is nearly contrary
over a certain gate-source voltage range. Hence, a proportion between n-channel
and p-channel devices can be found that minimizes the overall capacitance
change. The capacitors designed here experience a relative capacitance change
as low as 4%. During the design phase, the ideal capacitance has been replaced
by this sandwich capacitance without any change in the simulation results.
The layout of the capacitors has been distributed in equal shares to both sides
of the signal path consisting of input transistors, cascode transistors and the
resistor load. Each of the shares consists of four capacitors of both paths of
the N-Path filter. Independent switching quads and a Razavi clock generator,
which is explained in section 4.7, have been realised for the spatially separated
capacitor blocks. Each part comprises an own clock generator circuit in order to
keep clock signal traces short. This avoids clock signal distortion and coupling
from other signals.
The decision to place the switching quad near to the capacitors comes with
three drawbacks. The parasitic capacitance of the transmission lines from the
cascode node to the filter switching quad add to the cascode node capacitance.
As explained in chapter 3.4, a capacitance at the RF-input causes the filter
centre frequency to shift towards lower frequencies. As a result, the wanted
signal is distorted or, in the worst case, even blocked.
A second drawback is the need for two Razavi dividers. Since the dividers are
not located closely, the mismatch of the two blocks can be very different and two
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independent sources for jitter have been introduced. As a third drawback, the
current consumption of the driver circuit is increased by at least a factor of two.
4.2.2 Common Gate LNA
In a common gate LNA, the input voltage is applied to the source node as shown
in Figure 4.7. The transconductance gm of the transistor defines the real part of
the input impedance. The components LS and CGS of the parallel LC-tank are
designed for resonance within the wanted band.
M1
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vG
CGS
gDS
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iout
gmvGS
vbias
Figure 4.7: Common gate input stage.
Yin = gm + sCGS +
1
sLS
(4.9)
The input impedance from equation (4.9) becomes Zin = g
−1
m purely real at
the resonance frequency of the LC-tank. In an ideal case, the inductor and the
capacitor do not contribute to the noise figure. Although in reality parasitic
resistors influence the noise figure, the main contributor is the input transistor
[Zhu+05]
F ≈ 1 + γ
α
. (4.10)
According to equation (4.10), the noise figure is related to transistor parameters
γ ≥ 2/3 and α ≤ 1. These parameters within limits depend on the operating
point. The number of degrees of freedom compared to the common source LNA
structure, is lower, hence limiting the amplifiers noise figure performance. A
noise figure of 2.2 dB for long channel and up to 4.8 dB for short channel devices
are reported as theoretical noise figure limits [Lee03]. According to [SL97], the
minimum achievable noise figure in practice tends to be around 3 dB or higher.
One reason is that also passive circuits contribute noise depending on their
quality factor. In addition to that, a parallel LC-tank does not have passive
voltage gain like a serial LC-tank.
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Figure 4.8: Transconductance-boosting technique.
Absence of a passive voltage gain decreases the overall gain but increases the
linearity of the amplifier. The amplifier gain is limited by the transconductance of
the input transistors. Especially when a resistive load is used, the DC operating
point, gain and linearity are strongly influenced by the technology dependent
value gm/ID, which becomes important. This tradeoff is relaxed by the use of an
inductor load.
The bandwidth of a common gate amplifier matching network is, due to
the lower quality factor of the resonator, by far larger than in common source
amplifiers. In low-frequency applications the resonance condition of the matching
inductor can be omitted. If the gate-source capacitance is, compared to the
transistor transconductance, negligibly small, the inductor value can be chosen
large to appear high-ohmic in the frequency band of interest. In this case,
the higher bandwidth is limited by the lowpass characteristic of gate-source
capacitance CGS in parallel with transconductance gm of the transistor. In
general, these large inductors can not be integrated into an ASIC and have to
be placed on the PCB. This fact tends to increase the bill of material, on the
other hand external inductors are also used in common source configuration.
Transconductance boosting technique The fixed transconductance of common
gate LNAs is a huge drawback of this circuit. Concepts to overcome this problem
have been reported by several authors. One of the most important concepts is
the gm-boosting technique [Zhu+05][Wer+10a] shown in Figure 4.8.
An amplifier is used to increase the voltage at the gate node of the transistor.
The gate-source voltage is increased and the effective transconductance rises to
Gm = (1 +A) · gm . (4.11)
The amplifier increases the number of degrees of freedom, comparable to
the quality factor in a common source topology. Since the transconductance
represents the real part of the input impedance, the transconductance of the
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transistor needs adaption to the gain of the amplifier. The noise figure decreases
to [Zhu+05]
F ≈ 1 + γ
α
gm
R−1S
(
1
GmRS
)2
≈ 1 + γ
α
1
(1 +A)
. (4.12)
According to equation (4.12), the noise figure in first approximation reduces
by the amount of gain A. This approximation only holds as long as the amplifier
A itself does not contribute any noise.
A passive and therefore noise-free realisation of a gm-boosting technique
reported by [Zhu+05] is shown in figure 4.8 on the right side. Taking advantage
of the fully differential structure, the cross-coupling capacitors implement a
gain stage. A maximum gain of 1 is achieved, depending on the ratio of
coupling capacitor to gate-source capacitor. The transconductance increases to
a maximum of 2 whereas the noise figure decreases by a factor of [Zhu+05]
F = 1 +
γ
2α
. (4.13)
Implementation Based on the introduced theory, a common gate amplifier has
been developed. Figure 4.9 depicts the designed two stage LNA circuit. The
input stage consists of a gain boosted common gate stage offering input matching
and low-noise signal amplification. Off-chip 40 nH high value inductors achieve a
high impedance to ground. In cooperation with the input transistors, a wideband
input match is realised. Due to high blocker levels, a supply voltage of 2.5 V has
been chosen.
The cascode stage is needed for the frequency agile filter. The voltage swing
at the cascode node is by far lower than at the first stage output node. A low
voltage swing simplifies the switching conditions for the filter switching quads.
The use of on-chip inductors has been avoided due to the low quality factor.
Resistors have been used as the first stage load instead. The inherent transistor
gm matching makes the use of feedback capacitors unnecessary. Without feedback
to the input the risk of frequency agile filter clock feedback is reduced.
A second inverter-based amplifier stage was added to improve the gain. It also
acts as an impedance converter stage for the following mixer. Due to the input
impedance of the mixer, which is in the order of the LNA load impedance, the
voltage gain of the LNA dropped dramatically, inducing the need for another
amplifier stage. The inverter-based amplifier has the advantage that it is able
to handle even large input voltage swings. In case of large input voltages, for
each of the two half-waves only a single transistor conducts current, reducing
the current consumption to a minimum. In conventional amplifier design this
inverter is classified as class AB amplifier. For small input voltages, the quiescent
current keeps both transistors in the path.
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Figure 4.9: Common Gate LNA.
The output impedance of the inverter based amplifier stage is determined by
the low drain-source conductance gDS of the transistors. Due to the low gDS, the
output impedance is high, resulting in a low amplifier bandwidth. As explained
in section 3.4, the bandwidth of the amplifiers influences strongly the filter centre
frequency, as it shifts down to lower frequencies. A feedback resistor is used to
extend the amplifier bandwidth resulting in a uniform amplifier gain in the band
of interest. The feedback resistors set the DC operating point independently
from the first stage output voltage. Independent operating points are enabled
through the use of coupling capacitors at the input as well as the output of the
amplifier stage.
Due to the advantages explained in section 3.4, the frequency agile filter consists
of four paths as shown in Figure 4.10. To allow for the different bandwidths
defined by LTE, bandwidth tuning is realised using binary weighted capacitors.
Each capacitor can be detached using two transistors. To cope with the high
2.5 V supply voltage at the transistor nodes, for all switches 2.5 V devices have
been chosen.
As in the common source design, two different types of capacitors in sandwich
structure have been used. For the 1 pF to 4 pF capacitors, multiples of a 1 pF
unit capacitor have been implemented. For the 8 pF to 32 pF capacitors, a unit
cell of 8 pF was designed. The 8 pF cell consists of a MIM capacitor on the top
level, interdigitated finger caps and MOS capacitors on the lowest level. Due to
the 2.5 V transistors used, the capacity density of the capacitor is lower than
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Figure 4.10: Bandwidth tunable differential N-path filter concept with 4 paths.
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Figure 4.11: Mixer concepts.
in the common source solution 4.2.1. In the 1 pF unit cell capacitor, the use of
transistors was omitted. The area occupation of these devices is small enough so
that the extra effort to design and linearise the MOS capacitors would far exceed
the benefits of area reduction. Hence, the capacitor consists of a MIM-capacitor
and a fingered capacitor only.
A total of 64 pF has been integrated per path. Cumulated over the four paths
this is an amount of 256 pF for the whole filter. 0.2 dB filter bandwidth can be
varied between 1.6 MHz and 20 MHz, covering the bandwidth for UMTS as well
as LTE application.
The layout consists of a straight signal path with the lineup of input transistors,
filter switching quads, cascode transistors and load resistors. The filter switching
quads of this solution have been placed between the input transistors and the
cascode transistors in order to keep the amount of parasitic capacitance small.
This is of particular importance, since the number of switches for the four paths
filter is significantly higher than in the case of a two paths filter. Along with the
number of switch devices, the layout complexity rises with the amount of lines
and parasitic capacitances. Similar to the common source implementation, the
capacitors have been equally distributed to both sides of the signal path.
4.3 Harmonic Reject Mixer
Figure 4.11(a) shows the famous active double balanced mixer called Gilbert
cell [Gil68]. The RF-input signal is applied to the gates of transistors M1 and
M2. The LO square wave is applied to the current commutating transistors M3
to M6. The input transistor transconductance decreases the input related noise
source of the mixer and causes a high conversion gain in combination with the
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load resistors.
Problems with this topology arise in low voltage CMOS technologies, since
the supply voltage decrease from one technology node to the next node is
overproportionately higher than threshold voltage and drain-source voltage
decrease. In practice, the current source is also implemented as a transistor.
This increases the number of stacked transistors to three and hence limits the
output swing. Along with the output swing, the linearity of the circuit is strongly
influenced.
In the passive mixer concept shown in Figure 4.11(b) no DC current flows
through the switching quad. The operational amplifier controls the input voltage
to zero, allowing the transistor transconductance input stage to be replaced by
passive resistors. The resistors convert the input voltage into a current. The
operational amplifier in lowpass configuration converts this current back into
voltage domain.
If the selectivity of the preceding stages of the receive chain is low, the mixer
has to cope with high input voltages. Resistors are inherently linear devices
converting large input voltages into currents. Transconductance stages made of
transistors introduce linearity problems due to their limited input voltage range.
On the other hand, transistor transconductance stages have an advantage over
resistive transconductance stages in terms of noise figure. Although transistors
in a transconductance input stage contribute 1/f -noise, their operation at high
frequencies allow to omit this low frequency noise contribution. The input related
squared noise voltage values 4kTR for the resistor and 4kTγ/gm for the transistor
seem to be comparable at the first glance. However, the transconductance stage
offers another degree of design freedom, that is the selection of the feedback
resistor value. For a given gain, feedback resistor size and input resistor size are
limited due to the output impedance of the preceding stage. This dependency
can be neglected with the use of a resistive transconductance stage.
A resistive transconductance stage inherently has a lower Port-to-Port isolation
compared to a transistor transconductance stage. At least one transistor isolates
the RF-input from the output node, which is connected to the switching quad.
In case of a resistive transconductance stage, the isolation is poor.
Active as well as passive mixers generate noise that falls into the wanted
band, which is the baseband in case of a homodyne receiver. Since 1/f -noise
strongly increases in decreasing feature size technologies, its contribution has
to be minimized. Several authors [Sac+03; RWL01; Che+10] report that a DC
current in the switching quad causes 1/f -noise. This affects active mixers due
to their static current in the switch transistors and represents an advantage for
passive mixers. In order to avoid a DC-current in passive mixers, the switching
quad can be connected to the preceding stage using capacitors [Che+10].
In section 3.2 the mixing process was introduced in detail. Due to rectangular
excitation, interferers at odd harmonics of the fundamental frequency fold down
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into the baseband and degrade the SNR of the signal and hence the performance
of the whole system.
Concepts avoiding harmonic downconversion are called harmonic reject mixers.
The reason for harmonic downconversion is the presence of these harmonics
in the local oscillator signal VLO. Are harmonics omitted from the LO signal,
interferers at these harmonic frequencies do not convert into the baseband. In
other words, the sinusoidal base of the LO signal needs to be reconstructed.
Another approach would be an approximation of the fundamental sine of the
rectangular local oscillator signal.
Figures 4.12(a) to 4.12(f) demonstrate the process of a sinusoidal approxi-
mation. Figure 4.12(a) shows a rectangular signal of T/2 duty cycle with its
Fourier transform shown in Figure 4.12(b). The signal has distinct components
at odd-order harmonics of the fundamental. The frequency domain shows that
the power of the third order harmonic is only a factor of three smaller than the
power in the fundamental harmonic. A factor of three relates to 9.5 dB hence
a signal at the 3rd harmonic mixes down into the baseband with a conversion
gain that is in the same order of magnitude as the fundamental conversion gain.
This is similar to the rectangular signal with T/4 duty cycle shown in Fig-
ure 4.12(c). Its spectrum in Figure 4.12(d) shows components at the same
odd-order harmonics as in the case of a T/2 duty cycle rectangular signal. Com-
pared to T/2 duty cycle signals the power in the fundamental as well as in the
harmonics are lower by a factor that relates to the shorter period. This factor is
common to all harmonics. Additionally, the phase of the third and fifth order
harmonic are 180◦ phase shifted between the two duty cycle signals.
Figure 4.12(f) shows, that the two spectra can add in a manner that several
harmonics cancel out. Most important among these harmonics are the third
harmonic as well as the fifth harmonic. The time domain plot 4.12(e) shows the
resulting approximation of the sine [Mos+08]. To achieve harmonic cancellation,
the T/4 duty cycle clock signal needs to be weighted by a factor
√
2.
The harmonic rejection mixer concept shown in Figure 4.13 uses a single
balanced mixer for simplicity. This concept proposed by [Wel+01] is the most
popular harmonic reject mixer concept. The basic principle is the summation of
three phases with a phaseshift of 45◦ by the formula 2Φ2 − Φ1 +Φ3. According
to [Wel+01] this summation approximates a sine as shown in Figure 4.13 on the
right hand side. The concept needs three matching mixers and the corresponding
current. The author utilised the circuit in a 1.75 GHz transmitter and reports a
harmonic rejection of approximately 68 dBc for the third order harmonic and
69 dBc for fifth order harmonic. Using a passive mixer with the same harmonic
rejection concept, similar results of 60 dB harmonic rejection have been reported
by [Bou+12] in the case of a DVB-T Tuner.
82
4.3 Harmonic Reject Mixer
      
 
 
 
 
 
 
 
  
 
 
 
 
Rect T/2
0 0.2 0.4 0.6 0.8 1−1.5
−1
−0.5
0
0.5
1
1.5
Time t/T
M
ag
ni
tu
de
(a) Clock signal with T/2 duty cycle.
      
 
 
 
 
 
 
 
 
  
 
 
 
 
Rect T/2
0 5 10 15 20 25−5
0
5
10
15
20
25
30
Frequency ω/ωLO
M
ag
ni
tu
de
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(c) Clock signal with T/4 duty cycle.
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(e) Approximation of sinewave.
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(f) Spectrum of approximated sine.
Figure 4.12: Derivation of the harmonic rejection concept.
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Figure 4.13: Harmonic reject mixer concept from [Wel+01].
Implementation The receiver concept based on the frequency agile filter makes
up a strong requirement to suppress the downconversion of signals at harmonic
frequencies. Although the N-Path filter concept using four paths suppresses the
downconversion of signals at harmonic frequencies, these are not removed from
the signal. They remain at their originating frequency. These signals are not
allowed to convert into the baseband due to their impairing effect on the wanted
signal quality.
High power out-of-band blockers could desensitise the mixer, especially when
the LNA powered from a 2.5 V supply provides its maximum output voltage
swing of single ended 2.5 V − 2 · VDS. Anyway, the power consumption of the
baseband part of the receiver is significantly reduced using 1.4 V supply.
OFDM subcarriers have 15 kHz channel spacing with an unused central sub-
carrier. Anyway, the subcarriers next to the central carrier experience serious
SNR degradation due to the receiver 1/f -noise. To reduce this effect, the passive
mixer topology with an inherently low 1/f -noise characteristic was chosen as
the elementary building block of the mixer.
The heart of the mixer consists of the passive switching quad followed by an
active low pass filter as depicted in Figure 4.14. The mixer includes two paths
of different weight. One path with a weight of 1 is driven by a T/2 duty cycle
signal, when the other path, driven by a T/4 duty cycle signal, is weighted by
√
2.
As we have seen in Figure 4.12(e), this approximates a sinusoidal multiplication.
Passive input devices i.e. resistors form the transconductance stage and improve
the linearity of the mixer. A large out-of-band blocker input voltage can exceed
the 1.4 V supply voltage limitation. Resistors do not saturate like non-linear
transistors, but generate a current that is proportional to the input voltage.
Out-of-band signals are shorted by the lowpass feedback capacitors, reducing
84
4.3 Harmonic Reject Mixer
R1
R2
R3
R4
M1
M2
M3
M4
M5
M6
M7
M8
R5
R6
C1
C2
Vin Vout
CLKdiv2,1 CLKdiv2,2
CLKdiv4,1 CLKdiv4,2
Figure 4.14: Harmonic reject mixer.
high blocker levels. The resistors along with the switching quad transistors
determine the weight of the path. The T/2 duty cycle path resistors R1 and
R2 of value R cause a current vin/2R. In order to achieve the current amplitude
shown in Figure 4.12(e), the current
√
2vin/2R is needed in the T/4 duty cycle
clock path. So the second path resistors R3 and R4 are chosen as R/
√
2.
The mixer design was dictated by the tradeoff between resistor size on the
one hand and noise figure of the receiver on the other hand. To achieve a low
noise figure, the resistor values are in the order of the common gate resistor
load, inducing the requirement for a second LNA stage. The 1/f -noise corner
frequency of the mixer is determined by the operational amplifier alone, since
the switching quad does not contribute to the 1/f output noise [Che+10]. The
design of the operational amplifier is depicted in section 4.6.
Since different LTE bandwidth configurations have to be supported, the
feedback capacitors have been implemented with binary weighting. NMOS
switches are placed between the capacitor and the input of the operational
amplifier in order to simplify the switches as well as the switch on-condition.
A 4 pF MIM capacitor unit cell has been used for the 4 pF up to the 16 pF
capacitor element. For lower values from 256 fF to 2 pF, a unit cell of 512 fF has
been implemented. Each variable capacitor implements a total of 32 pF. The
feedback resistor value is 6 kΩ.
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4.4 Baseband Filter
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Figure 4.15: Tow-Thomas Biquad.
The Tow-Thomas filter shown in Figure 4.15 is named after its developers
J.Tow [Tow68] and L.C. Thomas [Tho71a; Tho71b]. The filter forms a second
order bi-quadratic transfer function called Biquad
H(s) =
1
RinR1C1C2
s2 +
1
RQC1
s+
1
R1R2C1C2
. (4.14)
Usually the resistors R1 = R2 = R and the capacitors C1 = C2 are chosen
to be equal and equation (4.14) simplifies. Only few parameters have to be
considered in the design. Design starting point is the centre frequency, expecting
two unknowns
ω0 =
1√
R1R2C1C2
=
1
RC
. (4.15)
Depending on the filter function, the quality factor Q of the Biquad is chosen.
For a second order Butterworth characteristic, this value has to be Q =
√
2.
From the transfer function the Q-factor is calculated as
Q =
RQ√
R1R2
√
C1
C2
=
RQ
R
. (4.16)
Through the simplifying choice of resistors R and capacitors C being the same,
the quality factor depends on a resistor ratio only. In terms of matching, a ratio
of same type components is always a benefit. Since the resistor R is chosen due
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to the bandwidth of the filter, the quality factor can easily be adjusted changing
the single resistor value RQ.
The gain of the circuit is adjusted independently by another resistor ratio.
Both ratios relate to the unit resistor R. Resistor Rin has to be chosen according
to the necessary gain but also due to noise requirements. Because it constitutes
the first element placed in front of the active circuit, its noise contribution forms
a significant proportion of the overall filter noise. The whole design of the filter
components, including the operational amplifiers is therefore related to this
resistor.
K =
R1
Rin
=
R
Rin
(4.17)
Most important part of the active filter is the operational amplifier with
its non-ideal characteristics. [Fel11] investigated the influence of the different
amplifier characteristics on the filter gain, gain flatness and transfer function
for frequencies much higher than the corner frequency. Among these, the most
important ones for the biquad filter design shall be pointed out.
To achieve a gain error of less than 5 %, the author showed that at least an
operational amplifier open loop gain of 30 dB is required. The Gain Bandwidth
Product (GBW) of the operational amplifier strongly influences the realised filter
quality factor. The filter quality factor can be determined from magnitude at the
corner frequency in a Bode plot. Due to the multiband operation, the amplifier
has to be designed for the highest corner frequency of 10 MHz. To guarantee
proper operation as in theory, [Fel11] recommends a GBW that is at least 16
to 18 times the filter corner frequency. In the case of LTE with a maximum
baseband frequency of 10 MHz, at least 160 to 180 MHz GBW is required. This
will also keep the group delay error small.
If these values can not be guaranteed, changes in the quality factor of the
integrators have to be made. In the simplest case, by adding a series resistor, a
zero is inserted into the integrator transfer function [SMEVV01], as shown in
Figure 4.16. It must be said that in most cases, a low number of steps for RQ
and RQ2 is sufficient.
4.5 Baseband Filter Design
The design of the baseband filter is constrained by the filter attenuation de-
rived from the blocker requirements and the signal deformation by the filter
itself, derived from the data throughput. Both values are derived from the
communication standard [3GP11].
A sinusoidal signal passing a filter experiences a distortion of its magnitude
and phase, as illustrated in the constellation diagram of Figure 4.17 for a QAM64
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Figure 4.16: Quality factor tuning.
modulated signal. The phase shift is caused by the delay of the filter. Delay
is characterised by the group delay τG and the phase delay τP. The group
delay is the derivative of the phase Φ with respect to the angular frequency ω,
τG = −dΦ/dω. It is a measure for the delay of the frequency components of a
pulse at carrier frequency ω0. If all frequency components are delayed by the
same time, i.e. they have the same group delay, the envelope of the pulse passes
the system unaffected.
Phase delay is the delay of the carrier signal of the pulse. It is defined as the
phase with respect to angular frequency τP = −Φ/ω. Neglecting any amplitude
variation, a distortion free system has frequency independent values for group
delay and phase delay
τP = − Φ
ω0
= − dΦ
dω
∣∣∣
ω=ω0
= τG . (4.18)
A constant group delay is the result of a linearly increasing phase over frequency.
A signal represented by the complex vector p = |p| ejΦ is attenuated by the
value 1 +A and phase shifted by the angle ∆Φ. The resulting vector q can be
expressed as a function of p
q = |q| ejΦq = (1 +A) |p| ej(Φ+∆Φ) . (4.19)
The difference vector ∆ = q − p defines the error vector of the signal, which is
the absolute value of ∆
|∆| = |p|
√
1 + (1 +A)2 − 2 (1 +A) cos∆Φ . (4.20)
In wideband OFDM systems like LTE, a constant group delay is very important.
88
4.5 Baseband Filter Design
1 3 5 7-1-3-5-7
1
3
5
7
-1
-3
-5
-7
(a) Without distortion.
1 3
1
3
5
7
Attenuation
Decision
Boundary
Phase Delay
-1-3
(b) QAM64 error vector.
Figure 4.17: QAM64 constellation diagram.
The sampled time domain signal is processed by the FFT. A constant group
delay can be accounted for by a simple phase shift with an angle of Φ = ωτG. In
case of a non-constant group delay the subcarriers are phase shifted more than
in the constant group delay case. Evaluating equation (4.20) with respect to the
vector length |p| over the group delay differences ∆Φ for different values for the
attenuation A results in the plot shown in Figure 4.18.
If the signal distortion is too high, the values are shifted beyond the decision
boundary, hence result in a lower SNR or a higher bit error rate (BER). As
shown in Figure 4.17 the most stringent requirements for LTE arise from the
largest amplitudes in QAM64 modulation. Since the data points are equally
spaced, but the filter attenuation is proportional to the signal level, ten percent
of an amplitude of one will be less affected than ten percent of an amplitude of
seven. That’s why the points in the corners at (±7,±7) dictate the maximum
tolerable distortion of the filter. If the decision boundaries are taken as circles
around the constellation points, a maximum radius of one can be tolerated.
A maximum error of one in relation to the maximum amplitude of a corner
constellation point at (±7,±7) of |p|max = 9.9 is approximately 0.1. This is an
equivalent attenuation of 0.9 dB. Figure 4.18 shows the target corridor for the
filter design using a limit line.
Main purpose of the baseband filter is to decrease the dynamic range re-
quirements [Ata+12] of the Analogue to Digital Converter (ADC). At second,
a not less important job, is its use as an anti-aliasing filter. The implications
of inappropriate channel filtering are displayed in Figure 4.19. The wanted
signal and the interferers in adjacent and alternate channels are processed by
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Figure 4.18: Error vector length dependence from filter passband attenuation
and delay.
Oversampling factor 1 2 3 4 5 6 7 8
Minimum filter order 10 5 5 4 4 4 3 3
Table 4.1: Minimum filter order vs. oversampling factor.
the analogue baseband filter before they enter the ADC. Figure 4.19(a) shows
the signals as well as the filter curve and the sampling frequency. Due to the
insufficient attenuation of the filter, aliasing products arise from the interferers.
Filter order can be traded against the sampling frequency of the ADC. Table
4.1 shows the calculation results for the filter order at different oversample
frequencies. To simplify the structure of the digital baseband behind the ADC,
only integer multiples of the basic sampling frequency have been considered.
It is obvious, that at least an oversampling factor of two is necessary, since a
filter order of ten implies a high number of Biquads and hence high current
consumption. Filter order can be improved by the choice of the ADC structure.
For instance Continuous time Sigma-Delta ADCs inherently improve anti-aliasing
because their basic building block is a lowpass filter [Kel+07; Ata+11].
The selectivity of the analogue baseband is achieved by the single pole mixer
of section 4.3 and a second order Biquad filter as introduced in section 4.4. The
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Figure 4.19: Baseband filter and Aliasing in the ADC.
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Figure 4.20: Frequency response of third order filters.
overall third order transfer function is formed with focus on minimum signal
distortion. Figure 4.20 compares 3rd order Butterworth filters with 3.01 dB
and 0.3 dB corner frequency attenuation with a 3rd order Chebychev filter
implementing 0.3 dB passband attenuation.
Figure 4.20(a) shows that the Chebychev filter approximation method is much
steeper than the Butterworth approximation and allows for high attenuation in
the adjacent channels. A gain ripple of 0.3 dB is still within the derived limits.
The Butterworth 3.01 dB passband attenuation filter has unacceptable high
inband losses and therefore falls out of the scope. The Butterworth 0.3 dB pass-
band attenuation filter has acceptable passband attenuation, like the presented
Chebychev approximation. An advantage over the Chebychev approximation
is the absence of inband ripple. Since the frequency agile filter also influences
the passband attenuation, the ripple of the baseband filter should be kept as
low as possible. The disadvantage of the 0.3 dB filter type is poorest stopband
attenuation of all solutions. It is approximately 11 dB lower than the other two
solutions.
The group delay is compared in Figure 4.20(b). It shows the lowest group delay
variation of 6 ns for 0.3 dB Butterworth approximation filter. It also shows that
the group delay variation varies with frequency. The lower the 3 dB bandwidth
of a filter, the higher the group delay. This is plausible, since a lowpass filter
removes all high frequency components from a signal, hence increasing the time
for a signal to pass the filter. With 20 ns the Chebychev filter approximation
has the highest group delay variation.
The plots in Figure 4.20 also show, that a digital allpass filter will be needed
to decrease the group delay variation to below 1 ns as it can be derived from
Figure 4.18. Remembering the digital demodulator shown in Figure 2.5, an
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additional complex multiplication is needed prior to the decider stage.
To obtain a corner frequency attenuation different from 3.01 dB, the filter is
designed using [The04]
∣∣∣H (j ω
ω0
)∣∣∣ = 1√
1 + ǫ2
(
ω
ω0
)2·n , (4.21)
ǫ =
√
10−0.1·apass − 1 . (4.22)
Equation (4.21) is used for system level calculations. The ǫ parameter in
equation (4.22) accounts for the frequency shift towards higher frequencies.
The 3 dB bandwidth of the filter is calculated using this parameter ǫ. The
calculation is necessary in order to obtain the filter parameters and component
values. In Butterworth filters, the poles are equally distributed on a circle. For
a third order filter, the angle between the real axis in the s-plane and the pole is
60◦ or in radians π
3
ω3 dB = ω0.3 dB · ǫ−1/n , (4.23)
Q =
1
2 cos
(
π
3
) = 1.0 . (4.24)
The actual filter implementation uses the same capacitor and resistor values
as explained for the mixer. The gain of the filter can be varied from 0 dB to
6 dB, 9 dB and 12 dB.
4.6 Operational Amplifier
The operational amplifier is based on the requirements derived in section 4.4
that is a gain of at least 30 dB and a GBW > 200 MHz.
To achieve high gain and high GBW, a two stage approach has been used
consisting of the differential pair input stage and a high gain high bandwidth
output stage [SZ07; Kae+08]. Figure 4.21 shows the circuit diagram with all
details.
To achieve low-noise operation, the input transistors are chosen as p-channel
devices, since these have lower intrinsic noise contribution. For high gain the
width of the transistors is chosen really large, with the secondary effect of 1/f -
noise corner reduction. The load consists of long n-channel devices. The common
mode detector constitutes the common mode controller, since transistors M3
and M4 are connected to the output of the first stage and their channel control
the current through the differential stage [Gra+01].
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Figure 4.21: Operational Amplifier.
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The output stage consists of two paths. The direct connected n-channel
output transistors form a fast path. Since n-channel devices have a higher transit
frequency than p-channel devices of the same size, n-channel implementation
for the output stage and the input stage load was of benefit. A second path
consisting of p-channel devices form a slow path with higher gain, offering current
saving push-pull class AB operation at the output [SZ07].
Class AB operation is achieved using a p-channel current mirror principle.
Since this current mirror alone has no voltage gain at all, the differential path
impedance is increased using negative resistance in form of cross coupled transis-
tors. The diode connection has a low swing so that the cross coupled transistors
do not introduce much non-linearity.
The cross coupled pair is also used as common mode feedback insertion point.
The common mode detector at the output stage of the amplifier is a simple
voltage divider. A single stage operational amplifier is used for common mode
sensing, i.e. comparing the common mode to a VDD/2 voltage reference. A
common mode voltage of VDD/2 allows for a maximum output swing. The
cross coupled pair tends to oscillate, when their transconductance exceeds the
transconductance of the diode connected p-channel transistors. Care has to be
taken that oscillation does not occur. Nevertheless, during startup when the
first stage did not reach its operating point yet, for a short moment oscillation
may occur.
The output stage is compensated using a Nested Miller Compensation (NMC)
scheme [EH95]. The component values are chosen according to the suggestion
made by [PP02].
Since stand-alone measurements of the operational amplifier are practically
difficult in the implementation here, the performance of the operational amplifier
is presented with simulation results only. Figure 4.22 shows the open loop gain
and phase characteristic of the operational amplifier. With a DC-Gain of 60 dB,
the operational amplifier offers enough implementation margin compared to the
30dB postulated by [Fel11]. Since the simulation has been performed for different
load capacitors, i.e. for a load of 1 pF, 20 pF and 30 pF, an estimation of the
phase for the different filter bandwidths can be given. A minimum phase margin
of 45◦ derived from Monte Carlo simulation offers stability for all bandwidth
configurations.
Figure 4.23(a) shows the common mode rejection ratio CMRR [AH11]. This
relates the differential gain of a differential amplifier to the common mode output
voltage change due to a common mode signal at the input. For low frequencies,
a CMRR of more than 85 dB has been achieved and the value never exceeds
18 dB CMRR. Figure 4.23(b) depicts the input referred noise voltage. The
large input stage transistors push the 1/f corner frequency to values as low as
100 kHz. This frequency is by far higher than the envisioned frequency 10 kHz
in section 4.3. Due to the fact that feedback transistors add white noise that
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Figure 4.22: Open loop gain and phase of the operational amplifier.
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Figure 4.23: Operational amplifier characteristics.
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Figure 4.24: Razavi divider [Raz+95].
exceeds the level of the amplifier white noise, the corner frequency shifts down
to lower frequencies. The white noise level of 2 nV/
√
Hz is remarkably small.
The input common mode range is limited by the common mode control circuit,
i.e. the feedback transistors M3 and M4, the current source M7 and the gate-
source voltage of the input transistors M1 and M2 in Figure 4.21. The range
from 0 V up to 0.9 V is more than sufficient.
The operational amplifier consumes a total DC current of 3mA. The 3σ offset
voltage is as small as 327 µV.
4.7 Clock Generator
Common Source LNA Clock Generator For the common source LNA a Razavi
divider structure [Raz+95] implemented by [Wer+10c] [Sor10] has been used
to generate the T/4 duty cycle clock signals. The circuit diagram is shown in
Figure 4.24.
When the clock signal CLK is low, the inverted clock CLK is at high level,
allowing for currents in the branches Φ1 and Φ3. If we suggest that node Φ1 is
high, node Φ3 is low because of the cross-coupled transistors M2 and M3. Due
to the high potential at node Φ1, the transistor M8 is switched on, shorting
the node Φ4 to ground. When the CLK signal changes from low to high level,
the node Φ4 remains on ground level and because transistors M5 and M6 are
in switched off state, the node Φ2 changes from low to high level. In the same
instant node Φ1 changes to low level and switches off transistor M8. Due to the
cross coupling of M6 and M7, node Φ4 remains low.
Node Φ2 is at high level, and this causes M1 to switch on. Node Φ1 is at low
level when the clock signal changes back from high to low. Transistors M9 and
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Figure 4.25: Ring shift register.
M10 conduct current and cause node Φ3 to rise. As explained above, the two
nodes are mutually exclusive and only one of the paths is high. The transistor
M1 switches off in the same instant when transistor M2 switches on.
Following this principle twice more, the node Φ1 is high again and the process
starts from the beginning. It takes two clock cycles for the generation of the
whole collection of four exclusive T/4 duty cycle pulses. The clock input signal
has to be twice the wanted LO frequency. A fully differential full range clock
signal is needed to feed the Razavi divider.
To prevent clock overlap, the four phases are mutually locked using AND
gates. As long as phase Φ1 is high, Φ2 is unable to rise. For all consecutive
switch cycles, the following switch on time is shifted until the preceding clock is
getting low.
Frequency Agile LNA Clock Generator The clock generator is a significant
part of the proposed frequency agile receiver concept. It provides all necessary
clock signals to the frequency agile filter as well as to the harmonic reject mixer.
The heart of the clock generator is the eight-phase ring shift register depicted
in figure 4.25. With each rising clock edge, a single pulse is shifted from one of
the eight FlipFlops to the next. To achieve a whole LO clock cycle, the pulse
once passes all eight FlipFlops. The incoming clock therefore has to be eight
times higher than the LO clock used in the filter and the mixer. For a 1GHz LO
clock signal, the clock synthesiser has to generate a clock frequency of 8 GHz,
being quite a challenge in older technologies.
To achieve high frequency operation up to 8 GHz, high speed True Single
Phase Clock (TSPC) latches [HR96] have been used. The three stage Yuan
and Svensson D-FlipFlop [YS89] has been extended by [HR96] to improve the
reliability of the circuit. The circuit diagram is shown in Figure 4.26
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Figure 4.26: Glitch-free TSPC FlipFlop.
Transistor M11 is needed to ensure a glitch-free operation. Without M11 a
glitch could be caused when the CLK signal and D are low and the drain of M1
becomes high. In the sample period, when the CLK signal is high, M9 switches
off and M7 switches on. Since the gates of M12 and M13 cannot discharge
instantly, they remain high long enough to cause the output Q to discharge.
Finally the gates of transistors M12 and M13 discharge and the output Q is
forced to the correct output level high again [HR96]. This short undesired glitch
in the output signal could cause serious problems in successive stages. In case
of the clock generator proposed here, the glitch would directly be fed to the
frequency agile filter switch transistors.
To solve the problem of low clock frequencies, transistor M4 was added. To
see the problem, transistor M4 has to be neglected. The problem occurs, when
the CLK signal is high and the D signal changes from high to low. Because
the drain of transistor M3 is at high level, the change of signal D switches on
transistor M2. The charge at the drain node of M3 flows onto the gate of the
succeeding inverter M5 and M6 and may cause the inverter to change its state
[HR96]. According to [HR96], this problem does not occur at high frequencies,
because the fall time of the D signal is too short to discharge the drain node
of transistor M3. A similar problem exists at the output node Q, resulting in
another additional transistor M14 in this case.
The output signal of the ring shift register shown in Figure 4.28(a) is an
alternating pulse suitable for the 4 path frequency agile filter. In order to switch
the filter function off, an additional NAND gate and an inverter-based driver
chain has been added.
More complex is the generation of the T/2 and T/4 duty cycle signals. The
circuit is shown in Figure 4.27. The first stage of NAND gates is used as an
enable signal for the mixer clock generator. The second stage of NAND gates
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Figure 4.27: Generation of T/2 and T/4 duty cycle clock signals.
is used to form the four T/4 duty cycle signals and the missing part needed to
generate the T/2 duty cycle signal from the T/4 duty cycle signal. This T/2
duty cycle signal is generated by the NOR gates. The inverters in the lower
path are needed as delay elements to feed the clock signals synchronously to
the D-FlipFlops. The D-FlipFlops are the same FlipFlops as the ones in the
ring shift register, since their sampling frequency is the same as the clock which
is used in the ring shift register. The clock signals for the mixer circuit are
presented in Figure 4.28(b).
The extracted simulation result of the phase noise using SpectreRF® simulator
[Cad] for 750 MHz output frequency are shown in Figure 4.28(c). The far-
off phase noise level is below 160 dBc/Hz. The value is lower than the values
calculated in section 2.1.2. Since the divider circuit is driven by a synthesiser that
adds additional noise, the clock generator is designed with a margin. Standalone
measurements of the clock generator output signal are not feasible. Extracted
simulation results and measurements show that the clock generator works well
up to 7.5GHz. Measurements in section 5.3 have not shown significant reciprocal
mixing effects.
In contrast to the Razavi divider, the input clock of this concept is single
ended. Although the fully differential clock distribution has the drawback of
larger power consumption, this drawback is compensated by the higher operating
frequency of the ring shift register. Not less than sixteen TSPC FlipFlops are
driven by the high input clock. An extensive clock tree was built to ensure low
phase noise degradation by the driving circuit.
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Figure 4.28: Eight-phase clock generator performance.
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Test chips have been fabricated in 90 nm TSMC standard low power process.
This chapter presents and discusses the measurement results for the implemented
circuits. A comparison to the requirements and the level plan derived in chapters 2
and 4 has been deducted. At the end, the results are compared to related recently
published works.
5.1 Common Source LNA
Figure 5.1 shows a chip micrograph of the common source LNA implementation
from section 4.2.1. It was fabricated in summer 2010 and occupies an area of
500 × 600µm. Included into the area calculation are the LNA, the output buffer,
two Razavi dividers for the generation of the 25 % duty cycle clock signals and
the driver stages. The LNA draws 8.7 mA from a 1.4 V supply voltage.
Figure 5.1: Micrograph of the common source LNA.
The source inductor on the left part of Figure 5.1 occupies the largest fraction
of the area. The filter capacitors with a total capacitance of approximately
230 pF occupy an area even smaller than the area enclosed by the inner turn
of the inductor. The capacitors can be seen at the top and the bottom of the
picture.
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Figure 5.2: Gain of common source LNA with and without filter.
The transfer characteristic with and without filter applied is shown in Fig-
ure 5.2. Because of the lowpass characteristic of the LNA with resistive loads,
the filter is more selective towards higher frequencies compared to the selectivity
towards lower frequencies. The lowpass characteristic is also responsible for the
approximately 2 dB gain decrease in the frequency range between 600 MHz and
800 MHz without filter applied. With the filter applied the gain decreases by
another 1 dB. This effect is caused by the tradeoff between inband impedance
and out-of-band selectivity of the filter.
The 3 dB filter bandwidth is 15 MHz providing 9.5 dB selectivity at 40 MHz
offset. The centre frequency is shifted down by 1MHz as predicted by the model
derived in section 3.4.1. Due to the fact that the frequency agile filter is in
parallel to the cascode, the node impedance decreases and the signal experiences
inband loss. The two path filter approach limits the selectivity as well as the
maximum inband impedance. The inband gain is decreased by 1.1 dB.
The matching characteristic of the LNA is shown in Figure 5.3. Without
the filter applied, a minimum −10 dB reflection coefficient is achieved between
650 MHz and 800 MHz. Allowing a −8 dB reflection coefficient the bandwidth
can be extended towards lower frequencies. In the case when the filter is applied,
the matching becomes narrowband. Narrowband matching is caused by the
shunt feedback capacitors of the LNA. Around the filter centre frequency the
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Figure 5.3: Matching of the common source LNA.
gain of the LNA remains approximately the same as without filter. That allows
for matching inside the wanted signal bandwidth. For signals outside the wanted
signal bandwidth, the LNA gain decreases and the matching degrades.
The decreasing gain when the filter is used decreases the input capacitance.
The whole |S11| curve is shifted towards higher frequencies, in this case about
70MHz. That the inband gain decreases due to filter switched on partly originates
in the issue of less inband matching as can be seen for 650 MHz and 700 MHz.
The noise figure measurement has been deducted using the y-factor method
[An5]. In the range of 600 MHz to 800 MHz the noise figure is around 3 dB as
can be seen in Figure 5.4(a). The inband noise figure rises with frequency by
approximately 1 dB due to the frequency dependent gain of the amplifier.
The inband noise figure rises by 1 dB when the filter is applied, since the filter
also decreases the inband gain. A noise figure of 4 dB is quite high, but from
a system point of view the frequency agile filter replaces external filters. Since
external SAW-filter insertion loss is around 2 dB, a higher LNA noise figure can
be accepted.
The inband 1dB compression point of the LNA is −9.9dBm meaning sufficient
linearity to cope with the large −15 dBm out-of-band blocker. Linearity for
blockers outside the filter bandwidth is presented in Figure 5.4(b). Due to the
filter function the 1 dB desensitisation point rises by approximately 3.5 dB.
105
5 Measurement results
     
 
 
 
 
 
 
  
 
 
 
 
500 600 700 800 900
0
2
4
6
8
10
Frequency [MHz]
N
oi
se
 fi
gu
re
 [d
B]
Filter off
f
LO
=700 MHz
(a) Wideband noise figure of common source
LNA.
   
 
 
 
 
 
 
 
  
 
 
 
 
1 10 100 
−20
−15
−10
−5
0
5
10
Frequency Offset [MHz]
M
ag
ni
tu
de
 [d
B]
Des1dB
IP3
(b) Linearity of the common source LNA.
Figure 5.4: Linearity and noise figure of the common source LNA.
The third order intermodulation point IIP3 rises with frequency offset inband
from a value of −0.2dBm to the maximum value of 4.5dBm. The intermodulation
test has been performed using a two tone test with one blocker at the frequency
offset presented in the graph and a second blocker of the same power at twice
the offset frequency.
Figure 5.5 shows the effect of the interferer power on the noise figure. With
increasing blocker level, the noise figure of the LNA rises. With increasing
blocker frequency offset the noise figure rises at higher blocker levels. A 1 dB
noise figure increase is shifted by approximately 8 dB towards higher blocker
levels. In case of the −15 dBm out-of-band blocker at 85 MHz offset, the noise
figure would increase by approximately 2 dB. This 6 dB noise figure would not
be a problem for the system, since due to the CSV values for this testcase, the
level plan in Figure 4.2 reveals 10.7 dB SNR. Looking into Figure 5.4(b), the
noise figure increases far before the desensitisation process starts.
Section 3.2 introduced the problem of IQ mismatch and its generation of a
replica. The output power of an inband blocker and the IQ mismatch component
are depicted in Figure 5.6. The curves rise in parallel to the input power at
a distance of 33 dB. A low IQ mismatch product indicates a good phase and
component match. Hence, self-interference is not a problem and doesn’t need to
be considered in the level plan.
The parallel lines give evidence about the effect of the capacitor linearity
over input voltage. With rising input power, the sampled voltage magnitude
on the sandwich capacitors of the two paths will become increasingly different.
The conclusion is that slightly non-linear capacitors are not a serious threat
concerning IQ mismatch.
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Figure 5.5: Noise under blocking conditions.
Figure 5.6 gives information about harmonic downconversion as introduced in
section 3.4.1. If the blocker level rises, the amount of the third order non-linearity
rises. Due to the two path filter, it is mixed down near the wanted band. For
low input powers, the line is horizontal since the blocker power is below the
measurement equipment’s noise floor. As expected, the power of the third order
non-linearity rises with a slope of three for higher input powers.
Crossmodulation effect is of high importance since cognitive radios have to
cope with different modulation standards at low offset frequencies. Therefore, the
narrowband test setup has been used to verify the crossmodulation performance
of the LNA. For a 5 MHz bandwidth configuration at 700 MHz centre frequency,
two signals have been applied to the input. The first signal is the narrowband
i.e. sinusoidal blocker of −55 dBm which in a 5 MHz bandwidth scenario resides
at 2.7 MHz offset frequency. It can be observed as a strong peak in each of the
plots at 702.7Mhz. A second modulated signal has been applied at 40Mhz offset
frequency (the offset is measured from the centre frequency of the wanted signal
to the centre frequency of the blocker). The measurement results for different
blocker input powers have been plotted in Figures 5.7(a)-(d).
For the measurements in Figure 5.7(a), an SC-FDMA blocker with 5 MHz
bandwidth has been used. Since SC-FDMA is the modulation standard of the
LTE uplink, it can be regarded as the most relevant blocker test. From equation
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Figure 5.6: IQ-mismatch and 3rd order non-linearity downmixing.
(2.15) an estimation for the crossmodulation product can be calculated.
Table 5.1 summarises the inband powers from the measurement and the
theoretical value using CXMD = 0. For the calculation 0 dBm IIP3 has been
assumed. The resulting inband powers depend on the PAPR of the signals
[LM09] and differ by approximately 3 dB.
Equation (2.15) does not give evidence about the spectral shape of the cross-
modulation product. The narrowband blocking test allows for 16 dB sensitivity
degradation. Even if the nominal noise floor of −78.97 dBm is exceeded by
5− 10 dB only, the energy in case of the TD-SCDMA signal shown Figure 5.7(c)
is concentrated around 702MHz with a large peak. In particular in the WCDMA
test of Figure 5.7(d), the energy is concentrated within a 3 MHz bandwidth,
impeding the proper signal reception.
In the case of OFDM signals shown in Figures 5.7(a) and (b), the crossmod-
ulation products are wideband with a more or less constant level. Although
802.11g is not used in this frequency range, it was the only OFDM standard
available in the Rohde & Schwarz® SMU signal generator that offers QAM64
modulation as used in DVB-T.
The frequency agile filter switching quad is driven by a clock signal with a steep
slope. This clock signal injects charge at the centre frequency as demonstrated by
the noise figure measurement presented in Figure 5.4(a). In case of the common
108
5.1 Common Source LNA
       
 
 
 
 
 
 
  
 
 
 
 
697 698 699 700 701 702 703
−120
−110
−100
−90
−80
−70
Frequency [MHz]
M
ag
ni
tu
de
 [d
Bm
]
P=−10 dBm
P=−5 dBm
OFF
(a) LTE uplink SC-FDMA.
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(b) WLAN 802.11g.
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(c) UMTS uplink TD-SCDMA.
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(d) UMTS downlink WCDMA.
Figure 5.7: Crossmodulation of a narrowband blocker at 2.7 MHz offset with in-
terferers of different standards and powers at 40MHz centre frequency
offset.
Power Eq. (2.15) SC-FDMA 802.11g TD-SCDMA WCDMA
[dBm] CXMD = 0 [dBm] [dBm] [dBm] [dBm]
−5 −65 −68.33 −67.04 −71.45 −70.91
−10 −75 −73.03 −74.53 −76.93 −76.83
Off - −80.14
Table 5.1: Crossmodulation output powers in dBm for different blocker modula-
tion standards.
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source LNA, the charge is injected at the cascode node, hence being amplified at
the output node of the amplifier. Due to the feedback capacitors, the voltage is
returned to the LNA input and emitted via the antenna. To check the amount of
feedback power, a measurement of this power has been conducted. The spurious
emissions are as large as −105dBm. Since the LTE standard defines a maximum
of −57dBm for the frequency range below 1GHz, the spurious emissions conform
to the LTE specification.
5.2 Common Gate LNA
A second testchip for the common gate LNA has been fabricated in spring 2012.
The chip micrograph is shown in Figure 5.8. It occupies an area of 200× 680µm
excluding the clock generator and output buffer. Due to the two stage design it
draws approximately 9 mA from 2.5 V supply.
Figure 5.8: Micrograph of the common gate LNA.
The input pads are located on the top of the picture. The RF signal pads are
the middle two pads of the four consecutive pads in a GSSG configuration. The
cross-coupling capacitors are found next to the input pads. As a central point,
the large switches for the frequency agile filter form a junction point between
the vertical RF signal path and the horizontal baseband paths. The baseband
paths connect to the large capacitor arrays equally distributed to the right and
the left of the signal path. The two paths on the left as well as the two paths on
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the right are phase shifted by 90◦ each. Left side phases are 45◦ phase shifted
from the right side phases.
The central assembly and proper layout of the RF switches minimize the
capacitance at the cascode node and improve the matching of the switches. A
short RF line length received a higher priority than the length of the baseband
wires. Due to the fact that at baseband frequency of several MHz the capacity
of the wires is less of a problem and the wire width has been chosen large to
keep resistive losses low. The connection of the switch drivers was limited by
the area consumption near the switches. To place all coupling capacitors near
the transistors, the switch drivers had to be distributed to both sides. To avoid
phase and magnitude shifts of the clock signals, the connection of the drivers
was implemented as symmetrical as possible. To achieve symmetrical routing a
long distance is covered resulting in clock signal distortion and clock overlap.
The clock signal insertion point is on the right side of the picture. A clock
signal buffer was implemented consuming approximately 5 mA from a 1.2 V
supply. The clock generator is located as near to the signal path as possible
without risking clock crosstalk.
The switching quad is followed by the cascode transistors, the load resistors,
the second amplifier stage and the RF buffer. Due to the overall floorplanning,
the output lines from the RF buffer to the pads are approximately 700 µm long.
The LNA tuning range is shown in Figure 5.9. Filter tuning is possible from
500MHz up to 900MHz, covering the whole intended frequency range. The clock
generator has been used up to an input frequency of 7.4 GHz. Since extracted
simulations have shown a limitation of 7.6 GHz, the clock generator operation is
near to the ideal case. The lower frequency limit has not been tested. The clock
divider allows a maximum centre frequency of 925 MHz.
LNA gain without filter varies over frequency by approximately 1 dB between
500 MHz and 900 MHz. In contrast to the simulation results, a peak around
600MHz can be observed. The lower gain below 600MHz is caused by the balun
used for the measurement and the necessary coupling capacitor. Nevertheless,
the simulation and measurement results show a good match. Inband gain with
the filter applied reduces constantly over the frequency range by 0.7 dB.
Figure 5.10 shows bandwidth tuning for different configurations. The 0.7 dB
inband loss with the filter applied is valid for all bandwidth configurations. In
contrast to the common source LNA, the maximum impedance of the filter is
high enough to allow for zero inband loss. Extracted simulations have shown a
clock overlap in the order of several picoseconds. In Figure 3.25 in section 3.4.2
it can be seen, that even a little clock overlap of a few percent can cause a
significant impedance degradation. The centre frequency shift, caused by the
parasitic capacitances, is below 1 MHz. Although resulting in a lower selectivity,
a frequency shift can be compensated by bandwidth extension.
Figure 5.10 shows a good match between simulation and measurement. Inband
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Figure 5.9: Filter centre frequency variation in common gate LNA.
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Figure 5.10: Common gate LNA bandwidth variation examples.
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Figure 5.11: Common gate LNA bandwidth variation examples - wideband view.
gain is plotted for a filter configuration value of 32 for both cases. Although
the gain of the amplifier in the simulation is approximately 0.3 dB higher, the
plotted curves are highly compliant.
A wideband plot of bandwidth tuning is shown in Figure 5.11. The selectivity
of the filter depends on the filter bandwidth configuration. The maximum
selectivity for narrowband configuration is around 9 dB comparable to the
CS-LNA concept.
The noise figure displayed in Figure 5.12(a) is between 3.8 dB and 4.8 dB in
the band of interest. Due to the decreasing gain the noise figure increases with
the filter applied by approximately 0.5 dB.
The input reflection coefficient S11 is better than −10 dB between 550 MHz
and 950MHz. The frequency range is shifted 50MHz towards higher frequencies.
It is possible that the de-embedding of the balun causes the mismatch at
lower frequencies since a similar difference between extracted simulation and
measurement was also observed for the gain at low frequencies. Figure 5.12(b)
points out that matching in case of the common gate LNA is not a matter of
the filter function.
The inband 1 dB compression point is between −16.3 dBm and −15.7 dBm
depending on the frequency and is consistent to the −15.7 dBm from extracted
simulations. In order to improve linearity, the supply voltage was increased from
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(a) Wideband plot of noise figure of the com-
mon gate LNA.
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Figure 5.12: Small signal parameters of the proposed LNA.
the initial value of 1.2V to 2.5V. The inband IIP3 is −3.8dBm and matches well
with the simulation result of −3.6 dBm. Simulations indicate that the output
buffer has considerable influence on the measured linearity values. The IIP3 of
the LNA before the output buffer is −0.1 dBm whereas the 1 dB compression
point is at −14.1 dBm. The good agreement of simulation and measurement
results lead to the suggestion, that the linearity of the LNA alone is better than
in combination with the output buffer.
The linearity over frequency offset is presented in Figure 5.13. With −19 dBm
the 1dB desensitisation point is 3dB below the 1dB compression point, consistent
with theory [Raz97]. With increasing offset frequency, the filter function improves
the 1 dB desensitisation point up to a value of −10 dBm.
For the intermodulation point measurement, a two-tone test has been con-
ducted. The first blocker resided at the specified frequency offset. The second
blocker, in case of an IIP3 measurement, is chosen at the frequency offset, when
the intermodulation product falls into the signal band. In case of the IIP2
measurement, the second blocker was 1 MHz above the first blocker. The third
order intermodulation point rises from −3.8 dBm to an out-of-band IIP3 of
+6 dBm. Inband IIP2 is as high as +27 dBm and rises with the filter offset too.
The maximum IIP2 of +45 dBm is reached at an offset frequency of 85 MHz.
Although the supply voltage is as high as 2.5 V, the linearity of the presented
CS LNA is higher than the presented common gate LNA linearity. The reason is
found in the second amplifier stage which in fact increases the gain and introduces
non-linearity.
An important reason for the use of the four path concept is the reduction of
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Figure 5.13: Linearity of the common gate LNA.
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Figure 5.14: Noise under blocking conditions.
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Figure 5.15: IQ-mismatch and 3rd order non-linearity downmixing.
harmonic downconversion. Figure 5.15 gives insight into the downconversion of
the third order harmonic caused by non-linearity of the amplifier. Compared to
the CS LNA solution, the amount of downconverted power has been reduced
although the amplifier gain is larger. The difference totals to 20dB. The amount
of IQ-mismatch is plotted into the same figure. IQ-mismatch term parallels
63 dB below the wanted signal, improving the value of the common source LNA
by 30 dB.
The crossmodulation test performed with the common gate LNA is shown
in figures 5.16(a) - (d). The power in the receive channel has been measured
and the results have been summarised in Table 5.2. Compared to the CS LNA,
the inband power of the crossmodulation products is inherently higher. The
problem is found in the higher gain and non-linearity of the LNA. Although from
a power level point of view the −10 dBm blocker does not exceed the 16 dB CSV
defined for the narrowband blocker test, in the LTE standard the distribution
of the crossmodulation power might bother the proper reception of the wanted
signal. In particular, the SC-FDMA test results in Figure 5.16(a) are worse than
expected.
Figure 5.17 depicts the harmonic rejection of the receiver for a 600 MHz
centre frequency. The blocker is located around 1.8 GHz and swept ±20 MHz
relative to the centre frequency. The power of the signal around 600 MHz has
116
5.2 Common Gate LNA
       
 
 
 
 
 
 
  
 
 
 
 
697 698 699 700 701 702 703
−120
−110
−100
−90
−80
−70
Frequency [MHz]
M
ag
ni
tu
de
 [d
Bm
]
P=−10 dBm
P=−5 dBm
OFF
(a) LTE uplink SC-FDMA.
       
 
 
 
 
 
 
  
 
 
 
 
697 698 699 700 701 702 703
−120
−110
−100
−90
−80
−70
Frequency [MHz]
M
ag
ni
tu
de
 [d
Bm
]
P=−10 dBm
P=−5 dBm
OFF
(b) WLAN 802.11g.
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(c) UMTS uplink TD-SCDMA.
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(d) UMTS downlink WCDMA.
Figure 5.16: Crossmodulation of narrowband blocker at 2.7 MHz offset with
interferers of different standards and powers at 40 MHz centre
frequency offset.
Power Eq. (2.15) SC-FDMA 802.11g TD-SCDMA WCDMA
[dBm] CXMD = 0 [dBm] [dBm] [dBm] [dBm]
−5 −61 −59.28 −53.56 −62.81 −62.89
−10 −71 −63.80 −65.55 −69.10 −69.21
Off - −78.97
Table 5.2: Crossmodulation output powers in dBm for different blocker modula-
tion standards.
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been measured and a conversion gain in relation to the linear inband gain has
been calculated. The first harmonic gain in the baseband is flat as expected.
The harmonic rejection decreases towards higher frequency offsets. The inband
minimum of 52 dB is 8 dB below the target of 60 dB.
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Figure 5.17: Third harmonic rejection.
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5.3 Frequency Agile Receiver
On the same testchip as the common gate LNA a whole receiver has been
produced. The chip micrograph in Figure 5.18 shows the layout of the frequency
agile receiver. On the left hand side resides the common gate LNA explained in
section 5.2. Instead of the RF buffer two large coupling caps of 10pF connect the
LNA and the mixer. The coupling capacitors block IM2 products located around
DC. The mixer switching quads for both I and Q paths locate centred behind
the coupling caps together with the input resistors to achieve good matching.
Figure 5.18: Chipfoto of the frequency agile receiver.
I and Q paths along with their respective feedback capacitors each form
a single path directing to the right. In each of the paths the operational
amplifier constitute the central building block. The feedback capacitor arrays
are distributed symmetrically above and below the operational amplifier. The
same building blocks in a similar configuration have been used in the mixer as
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Figure 5.19: FARCX gain using different baseband filter settings.
well as in the baseband filter.
A buffer with a gain of one has been attached at the end of the receive chain.
Its heart is the proposed operational amplifier in unity gain configuration. The
buffer was removed from the current and area calculations. The LNA draws a
current of 9 mA from a 2.5 V totalling in a power of 22.5 mW. The baseband
part consisting of 6 operational amplifiers consumes 18 mA from a 1.4 V supply
meaning another 25.2 mW. With 20 mA up to 32 mA the most current-hungry
part of the receiver is the clock generator. Since the supply voltage is 1.2 V the
power consumption is between 24 mW and 38.2 mW depending on the frequency
of operation. The receiver area including all discussed blocks is as small as
0.7× 1.05 mm.
The inband gain of the receiver is 49.3 dB at 500 MHz and decreases by 1 dB
at 900 MHz. Since the inband gain in the simulations was as high as 50 dB,
simulation and measurements comply. Figure 5.19 comprises plots of the receiver
selectivity using the baseband filter, only. The gain is flat inside the band for all
bandwidth configurations. As expected, it operates from 1.4MHz bandwidth up
to 20 MHz covering all bandwidth configurations defined in the LTE standard
[3GP11].
The noise figure without the filter applied is shown in Figure 5.20. At 500MHz
the noise figure is as low as 5.5 dB and complies with the calculations of the
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Figure 5.20: FARCX noise figure without frequency agile filter.
level plan shown in Figure 4.2 of 5.9 dB. Due to the decreasing gain the noise
figure rises with frequency. Its maximum of 7 dB is reached at 800 MHz centre
frequency.
Figure 5.21 shows the noise figure with the filter applied for the different
centre frequencies. As already observed in section 5.2, the lower gain of the LNA
with the filter applied causes a higher noise figure. The inband noise figure rises
for all centre frequencies by approximately 1 dB.
The gain of the baseband filter can be varied between 12 dB and 0 dB. Two
plots of the gain and the noise figure have been plotted in Figure 5.22. The
inband gain drops by 12 dB and the noise figure rises by approximately 4 dB.
The bandwidth remains unchanged.
The inband 1 dB compression point for the receiver is −34.2 dBm in the
high gain mode and rises towards −22.4 dBm in the low gain mode. The 1 dB
desensitisation point is −36.1 dBm for high gain and rises to −24.1 dBm. The
inband IIP3 of the receiver in the measurements have been as low as −14 dBm.
The linearity as a function of blocker frequency offset is shown in Figure 5.23.
The 1 dB desensitisation point rises from −36 dBm inband to a maximum value
of −8 dBm out-of-band. Near the wanted band the limitation of the linearity
lies in the baseband blocks of the receive chain. For higher offset frequencies
the receiver linearity achieves 2 dB better values as the common gate LNA
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Figure 5.21: FARCX noise figure with 6 MHz bandwidth frequency agile filter.
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Figure 5.23: IP2, IP3 and 1 dB desensitisation point as a function of offset
frequency.
measurement alone. As mentioned for the CG LNA measurements, simulations
have predicted these 2 dB higher values for the LNA compression point before
the buffer. Since for out-of band signals the linearity of the receiver is limited
by the LNA alone, the measurement substantiates the assumption of linearity
limitation by the output buffer.
IIP3 has been measured using a two tone test with the first continuous wave
(CW) blocker located at the frequency offset specified in Figure 5.23 and a second
CW blocker at twice that frequency. The filter centre frequency was chosen
so that both blockers lie in the amplifiers frequency range of interest between
500 MHz and 900 MHz. The IIP3 of the LNA is as low as −14 dBm for inband
signals and rises to a value of 14 dBm for out-of-band signals.
As important as the IIP3 is the IIP2 measurement result. Again the two tone
test has been used for the measurements. The first CW blocker is located at
the frequency at hand. A second CW blocker 1 MHz above the first results in
an intermodulation product which resides at 1 MHz in the baseband. The IIP2
of the receiver is as high as 31 dBm for inband signals and rises to a value of
54 dBm. For out-of-band signals, [HW11] demands an IIP2 of 60 dBm, a value
which is missed marginally. The IIP2 value of the receiver is higher than the
IIP2 of the LNA alone. In the receiver structure, the DC coupling caps block
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Figure 5.24: FARCX noise figure under blocking conditions.
components located at low frequencies. The operating principle of the baseband
filter suppresses intermodulation products around twice the interferer frequency.
The first block which generates second order components in the baseband is
the mixer. Due to a high matching and the feedback structure of the baseband
blocks, high linearity is achieved.
The noise figure under blocking conditions was determined using the gain
method [An2]. A Rohde & Schwartz® SMU vector signal generator has been
used for blocker generation. Phase noise leaking into the wanted band has been
de-embedded [Smu]. The receiver benefits from the noise figure behaviour of the
common gate LNA. Section 5.2 demonstrated that the noise figure of the LNA
over blocking level does not vary with blocker frequency offset. This observation
is made for the noise behaviour of the whole receiver as well. For a 5 MHz
bandwidth configuration, the channel specific value for each blocking test defined
in the standard is 6dB. According to the level plan shown in Figure 4.2 exceeding
the hard limit of 16 dB noise figure is prohibited. Figure 5.24 demonstrates that
the noise figure increases to 16 dB at blocker levels well above −15 dBm. Since
−15 dBm continuous wave blocker is the maximum blocker level defined in the
standard, the receiver is LTE compliant.
The narrowband blocker performance results of the receiver are depicted in
Figures 5.25(a)-(d). A −55 dBm continuous wave blocker at 2.7 MHz offset
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Power SC-FDMA 802.11g TD-SCDMA WCDMA ACS
[dBm] [dBVrms] [dBVrms] [dBVrms] [dBVrms] [dBVrms]
−10 −35.30 −38.22 −38.97 −40.68 −35.5
−15 −41.49 −45.21 −46.81 −47.87 −41.94
−20 −49.38 −51.39 −54.16 −54.16 −49.83
Off −60.63 −59.86
Table 5.3: Crossmodulation output voltage in dBVrms for different blocker mod-
ulation standards at three interferer power levels.
frequency has been applied to the input of the receiver. A second modulated
blocker has been applied at 40 MHz offset from the centre frequency of the
wanted band.
The output noise level in the worst case includes a maximum of 8 dB noise
figure. Taking a look back into the level plan shown in Figure 4.2, a noise figure
of 6 dB resulted in an SNR in the order of 4 dB. A noise figure of 8 dB reduces
the SNR to 2dB. Hence, the implementation margin is reduced to approximately
3 dB. The narrowband blocker testcase allows an SNR degradation (CSV) of
additional 16 dB. Taking into account the implementation margin as well as
the CSV value, the noise floor depicted in the figures may be exceeded by a
maximum of 19 dB.
The equivalent noise voltages for all crossmodulation tests have been brought
into Table 5.3. Due to its high PAPR, the SC-FDMA signal has the highest
crossmodulation product in the band. With 19.2 dB difference from the noise
floor, the maximum value of 19 dB is exceeded only by a little for the −15 dBm
case.
As already mentioned, the calculated inband noise from crossmodulation does
not reveal the spectral shape of the noise power. In case of the UMTS uplink
signal in Figure 5.25(c), the peak of the noise power is near the centre frequency.
This is in contrast to the measurements of the LNAs alone where the peak
power is found near the narrowband blocker. A reason for that could be that
LO feedthrough at the centre frequency causes crossmodulation problems in
the succeeding stages. A high peak can be observed at 0 Hz in all of the plots
5.25(a)-(e). A problem is that the origin of this peak can not be identified
without any doubts from the measurements shown. Possible sources could be an
amplifier offset, second order intermodulation and clock feedthrough.
Similar to the narrowband blocker an adjacent channel blocker in combina-
tion with a large signal out-of-band interferers might cause crossmodulation.
Figure 5.25(e) depicts the −51.5 dBm modulated adjacent channel blocker at
5 MHz offset frequency. The large signal modulated SC-FDMA blocker is at
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(a) LTE uplink SC-FDMA.
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(b) WLAN 802.11g.
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(c) UMTS uplink TD-SCDMA.
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(d) UMTS downlink WCDMA.
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(e) Adjacent Channel Selectivity.
Figure 5.25: Crossmodulation of a narrowband blocker at 2.7 MHz offset with
interferers of different standards and powers at 40 MHz centre
frequency offset.
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40 MHz offset frequency. In the case without the second blocker, the noise floor
is increased due to the noise of the adjacent channel blocker. The ACS results
in Table 5.3 match well the narrowband blocker result from Figure 5.25(a).
The conclusion from the crossmodulation tests is that a modulated −15 dBm
blocker at 40 MHz offset can seriously degrade the receiver performance. To be
on the safe side, a circulator should offer more than 40 dB isolation from the TX
path to the RX path.
An LTE time signal using 5 MHz bandwidth configuration has been used to
demonstrate the capability of the receiver. Figure 5.26 shows a sampled part of
the I and Q path of a single symbol. Two measurements have been conducted
using the baseband input of a Rohde & Schwarz® FSQ40 vector signal analyser.
In a first step the baseband data of an SMU200a has been sampled from the
respective baseband outputs. In a second step, the SMU modulated RF signal at
700 MHz has been presented to the receiver input at a power level of −55 dBm.
The baseband output of the receiver has been sampled using the baseband input
of the FSQ40. In order to improve visibility, the I as well as the Q channel have
been shifted in the plot by 0.4 V. The sampled data shows a good accordance
between SMU baseband output data and receiver output data.
The good accordance between SMU baseband and receiver output data is also
observed in the frequency domain analysis of Figure 5.27. The spectrum as a
result of an FFT analysis with 512 samples has been performed. The result is
presented in Figure 5.27(a) for the SMU baseband data and the receiver data.
The amplitude of the receiver output has been adapted to the magnitude of the
SMU data. The two signal spectra show little difference in the magnitude within
the bandwidth. Outside the signal band the noise floor increased significantly.
The phase difference between the SMU and receiver output signals is plotted
in Figure 5.27(b). The absolute value is plotted blue and a second median
filtered plot of the phase difference has been plotted using a dashed red line.
The median filtered line gives evidence about the delay at each of the carrier
frequencies. Since it has more or less a constant slope, the group delay of the
receiver is constant for this 5 MHz configuration. The deviation of the phase
difference from the median filtered value is small, increasing to higher offsets.
In chapter 4, the harmonic rejection of the receiver has been introduced as
an important performance metric. Figure 5.28 shows measurement results for a
blocker at thrice the LO frequency. The amount of signal power in the receive
band at the receiver output has been measured. The resulting gain has been
related to the inband gain of the receiver. For signals falling into the centre
of the band, the requested harmonic rejection of more than 60 dB has been
achieved. Components at the band corners experience far less rejection of 52 dB,
being 8 dB too low.
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Figure 5.27: Frequency domain analysis of time domain signal.
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5.4 Comparison
Many solutions to wideband multistandard receivers can be found in the litera-
ture.
[Bag+06] published a software-defined radio receiver capable to handle a
frequency range from 800 MHz to 5 GHz. A wideband, highly linear noise-
cancelling LNA is followed by a harmonic reject mixer, to suppress third and
fifth order harmonics. Operation as homodyne as well as low-if receiver is
possible. Although the harmonic rejection of the mixer is as low as 40 dB, a
lowpass filter in front of the receiver has been omitted. Analogue baseband filters
and a windowed integration sampler reduce aliasing and the requirements for
the ADC. Overall noise figure is as low as 5 dB for GSM and 5.5 dB for WLAN
802.11g. Receiver linearity in terms of IIP3 is 3.5 dBm and the IIP2 is as high
as 45 to 65 dBm. According to the author, the actual receive bands are limited
by the used VCOs.
A zero-IF architecture has been published by [Ru+09] covering the frequency
range from 0.4 to 0.9 GHz. A Low Noise Transconductance Amplifier based
on Common Gate architecture offers a wideband match. Key element is the
multi-stage harmonic reject mixer, realising more than 60 dB harmonic rejection.
A relative low gain is the reason for high linearity. The baseband lowpass filter is
used to suppress out-of-band interference. The author states that this is possible
due to the multipath harmonic rejection approach. The concept is used for
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12 MHz wide communication channels.
[Mur+12] exploits the noise cancelling idea in a two path receiver concept.
The main path consists of a passive mixer offering resistive impedance matching
at the input. The mixer noise folds to the RF domain and is cancelled due to the
overall noise concept. A second auxiliary path uses a similar approach but using
a transconductance stage instead of a resistor at the input. A non-overlapping
eight-phase clock signal selects appropriately weighted outputs of the mixer,
hence achieving harmonic cancellation.
A heterodyne receiver based on the frequency agile filter concept has been
introduced by [Mir+11]. A 16-phase frequency shifted high-Q filter centred at
fcentre = fLO + fIF is placed at the input. Another two complex-valued high-Q
filters can be found in the IF domain. The problem of third and fifth order
harmonic has not been addressed by the author.
A feeback cancellation technique based on the feedback interference cancella-
tion concept has been published by [You+12]. The RF signal is downconverted
into the baseband by a simple mixer and afterwards amplified. At the baseband,
the signal is measured using a feedback amplifier, passes a highpass filter and is
subtracted from the RF input signal after upconversion. Hence, the downcon-
verted wanted signal is processed further and no other downconversion step is
necessary. Matching the V-I characteristic of the LNA and feedback amplifier the
author reports perfect distortion cancellation. Due to the simple mixer concept,
the implementation does not reject harmonics, which fall into the wanted band.
[Wer11] shows a Feedback Interference Cancellation concept for GSM DCS
and PCS bands. Due to the use of a band-selective LNA with LC load, harmonic
rejection is inherently improved. On the other hand, the LC load limits the
frequency range of operation. This can be explained with the relatively small
tuning range of LC tanks. If the concept would be applied in sub-GHz receivers,
the low quality factor of inductors below 1 GHz reduces the overall system
performance.
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6 Conclusions
In this work, the frequency agile filter concept and the implications on homodyne
receivers has been investigated. An architecture for a frequency agile sub-GHz
receiver has been developed and measurement results for the implementation
have been conducted.
Starting point was an extensive and comprehensive theoretical investigation of
the frequency agile filter concept. Based on the N-Path Filter concept, the general
theory was introduced and side-effects have been analysed. First to mention
is the harmonic conversion issue, originating from the rectangular excitation
of the mixers. It has been shown by theory as well as by measurement, that
components originating from the non-linear behaviour of the input transistors
fold down near the receive band as well. Multipath concepts for harmonic
rejection have been introduced and explained by theory. The number of paths of
the multiphase concept determines the downconverted and cancelled harmonics.
A minimum of four paths is necessary to avoid blockers around the third and
fifth order harmonic to fold down into the wanted band. Even order harmonics
are inherently suppressed due to the differential structure of the filter.
Mismatch between the paths seriously limits the filter performance. Phase
mismatch of the mixer clock signals reduces the image rejection of the concept.
Compared to familiar image reject mixers, the impact of phase mismatch is a
factor of two higher. The reason is found in the two mixing processes. Amplitude
mismatch between the two paths performs comparably to image reject mixers,
focussing the design efforts to the symmetric implementation and layout of the
clock generation circuits.
Reciprocal mixing limits the maximum blocker levels. It has been shown
that the 1/f -noise of synthesisers experiences a high-pass filtering behaviour
and is reduced dramatically. In contrast, white noise is not influenced by the
concept and the independent noise sources of all paths add at the output. The
performance of multipath, multiphase concepts can be seriously influenced,
raising further the requirements on the clock generator, divider and driver
circuits.
The principles of the N-path filter have been used to introduce the Frequency
Agile Filter concept. In particular, the implementation has been focused on.
Forming an open at DC and a short at high frequencies, as the central element
a capacitor is frequency translated using a passive mixer structure towards the
wanted receive band. Frequency Agile Filters interface with RF-circuits like the
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LNA and the mixer. Requirements for thorough integration have been developed.
Parasitic capacitances shift the filter centre frequency down to lower frequen-
cies. Superposition of the capacitive 1/f lowpass and the wanted bandpass
characteristic explains the effect. Even if the ratio of parasitic to core capaci-
tance is negligibly small, in case of narrowband systems the frequency shift is
easily in the order of the filter bandwidth.
A rigorous mathematical time domain analysis revealed the indispensable and
inevitable presence of mixer switch’s on-resistance. The functionality of the
concept mainly depends on the defined resistance of the mixer switches. The
maximum and minimum impedance of the frequency agile filter concept has been
derived as a function of the clock duty cycle and switch on-resistance. It has
been introduced that a clock overlap seriously degrades the filter performance
since compensation currents flow between the capacitors during the overlap time.
The application of capacitors and mixers for impedance frequency translation
is a simple and promising concept for filterless future frontend integration in
upcoming low feature size technologies. In particular the extensive use of
sandwich capacitors improves the capacity density and provides excellent process
scalability. The centre frequency of the frequency agile filter is easily tuned to
the band of interest via a frequency synthesiser. Synthesisers are used in every
receiver and hence available. It has been shown that in the case of a homodyne
receiver concept, the synthesiser used for the receive mixer is reused for the filter.
The centre frequency tuning range conforms with the frequency band of interest.
No efforts on the design of an additional separate area and power consuming
PLL is necessary, since the phase noise requirements are the same as for the
mixer. At the end, the receive LO is available during receive operation, anyway.
Hence, the current consumption of the receiver is increased by the driver circuits
for the switching quads only.
Proof of concept has been done in the tapeout of a source degenerated LNA.
Due to the low operation frequency, and hence low quality factors, the use of
load inductors has been omitted. A cascode stage has been identified as the ideal
point for the introduction of the frequency agile filter. The cascode impedance is
not limited by the input matching condition and increases the number of degrees
of design-freedom. The voltage swing at this node is limited, simplifying the
on/off condition for the switching quad transistors. In contrast to the input
node, spurs generated by clock feedthrough do not feed back to the antenna.
An inband gain of 17dB has been achieved, consuming 8mA from a 1.2V supply.
The noise figure of approximately 4dB in the band of interest is acceptable when
the overall concept omits the use of external SAW filters with 2 dB loss. Due
to the combined source degeneration and shunt-feedback concept, matching is
limited to the small receive band within the filter bandwidth. The performance
was in a reasonable order of magnitude, limited by the frequency range of proper
input matching.
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A real wideband LNA concept has been developed based on the common gate
architecture. An improved harmonic reject multipath filter has been implemented
in the cascode node of the common gate LNA. A third order harmonic rejection
of 52 dB has been achieved. The later implementation in a receiver made an
impedance converter circuit as a second stage inevitable. The implemented LNA
consumes 10 mA from the 2.5 V supply. A gain of 27− 28 dB is achieved over a
bandwidth of 400 MHz. A wideband match in the range of interest and a noise
figure of 3.8− 4.4 dB has been achieved. Advantageous is the independence of
the noise figure under blocking condition from the blocker frequency offset. The
1 dB compression point is as high as −14 dBm and the IIP3 is in the order of
0 dBm. The limiting factor is the second LNA stage.
A level plan has been developed, covering the receive scenarios defined in the
LTE standard. The lack of wideband circulator circuits restricted the work to
TDD or half-duplex FDD mode for now. All testcases have be fulfilled, except
for the maximum input power testcase. By the implementation of a 6 dB gain
step in the LNA, the LNA fully meets the LTE specification.
According to the level plan, a homodyne receiver has been developed. The
common gate LNA implementation has been used as the first block of the
receive chain. Its implemented selectivity relaxes the requirements on the
succeeding blocks. A harmonic reject mixer with rail-to-rail inputs constitutes
the second stage of the amplifier. The resistive input stage allows for high
linearity and excellent matching between the different paths of the harmonic
reject concept. The lowpass characteristic of the differential amplifier stage
offers high out-of-band blocker suppression. In combination with the subsequent
biquad filter, a third order Butterworth characteristic has been formed. The Tow-
Thomas structure is easily reconfigured for different bandwidth configurations
by changing the value of the feedback capacitors only. Requirements for the
design of an analogue to digital converter has been calculated and are given as a
recommendation.
The receiver was implemented in a 90nm technology and consumes a total
power of 47.7mW. Due to the wide operation bandwidth of 500MHz to 900MHz
the noise figure varies between 5.5 dB and 8 dB. The out-of-band IIP3 is as
high as 13.5 dBm and the respective IIP2 in the order of 55 dBm. The circuit
withstands −15dBm blockers with a standard conformant maximum noise figure
increase of 6 dB. In particular, the harmonic rejection of 52 dB is a remarkable
result for a concept comprising of multiple mixers.
Measurements have shown promising results for coexistence with various
state-of-the-art standards in an FDD environment. Although these tests are
not defined in the LTE specification, the receiver withstands up to −15 dBm
blockers at 40 MHz frequency offset in a narrowband as well as in an adjacent
channel testcase.
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Outlook The presented receiver concept shows good compliance to the LTE
specification. The inband linearity of the two stage LNA is improved if the
second stage of the LNA was omitted. Investigations on a single-stage LNA with
sufficient output performance have to be made to improve the inband as well as
out-of-band linearity. Linearity issues are reduced if gain steps in the LNA stage
are introduced [Kae+10].
Layout enhancements of the filter capacitors and the switching quad drivers
improve the matching between the respective components. Goal is to shift the
filter capacitors on the same side of the receiver. Merging the layout of the driver
circuits together on a single side improves the matching between the paths and
ensures equal line lengths for the feeding lines.
An option for an alternative concept is the use of a current-based interconnec-
tion between the LNA and Mixer circuit. As a big advantage, the supply voltage
of the LNA can be reduced, since the signal current of the input transistors is
not transformed to the voltage domain.
In the baseband mixer, the resistors and switches of each path have to match
in order to achieve harmonic cancellation. The performance would be improved
if all switches were the same and the matching cancellation was restricted to
a calibration of resistor values. The high performance operational amplifier
offers a high gain and output current due to the two-stage approach including a
push-pull output stage. In low-bandwidth scenarios, the 3 mA quiescent current
per instance could be reduced as the high bandwidth of the amplifier is not
needed.
External lowpass filters reduce harmonic frequency components. In particular,
when using the higher part of the frequency band, the prefilter performance is
in the right order of magnitude to disable the power hungry harmonic reject
circuits and use a simpler mode of operation. These concepts reduce the overall
power budget and offer performance on demand.
The clock generator limits the frequency range of operation to below 925MHz.
A divider based on the Razavi [Raz+95] concept has the potential to improve the
divider layout and hence the skew of the clock signals. The current consumption
of the clock generator circuit will be reduced.
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